

Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All recreations are done with the approval of the OCM.

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceed the OCM data sheet.

Quality Overview

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-35835
 - Class Q Military
 - Class V Space Level
- Qualified Suppliers List of Distributors (QSLD)

• Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OEM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing. National Semiconductor

54F/74F373 Octal Transparent Latch with TRI-STATE® Outputs

General Description

The 'F373 consists of eight latches with TRI-STATE outputs for bus organized system applications. The flip-flops appear transparent to the data when Latch Enable (LE) is HIGH. When LE is LOW, the data that meets the setup times is latched. Data appears on the bus when the Output Enable (\overline{OE}) is LOW. When \overline{OE} is HIGH the bus output is in the high impedance state.

Features

- Eight latches in a single package
- TRI-STATE outputs for bus interfacing
- Guaranteed 4000V minimum ESD protection

| Commercial | Military | Package Number | Package Description | | | | |
|--------------------|---------------|-------------------|---|--|--|--|--|
| 74F373PC | | N20A | 20-Lead (0.300" Wide) Molded Dual-In-Line | | | | |
| | 54F373DM (QB) | J20A | 20-Lead Ceramic Dual-In-Line | | | | |
| 74F373SC (Note 1) | | M20B | 20-Lead (0.300" Wide) Molded Small Outline, JEDEC | | | | |
| 74F373SJ (Note 1) | | M20D | 20-Lead (0.300" Wide) Molded Small Outline, EIAJ | | | | |
| 74F373MSA (Note 1) | | MSA20 | 20-Lead Molded Shrink Small Outline, EIAJ Type II | | | | |
| | 54F373FM (QB) | W20A | 20-Lead Cerpack | | | | |
| | 54F373LM (QB) | E20A | 20-Lead Ceramic Leadless Chip Carrier, Type C | | | | |

Note 1: Devices also available in 13" reel. Use suffix = SCX, SJX, and MSAX.

Logic Symbols

Pin Assignment Pin Assignment IEEE/IEC for DIP, SOIC, SSOP and Flatpak for LCC D₃ D₂ O₂ O₁ D₁ 8 7 6 5 4 ŌĒ EN ŌĒ 20 Vcc I F C1 00 19 -07 3 D₀ 2 O₀ 1 OE 20 V_{CC} 19 O₇ 03 9 GND 10 LE 11 D₀ 18 - D7 00 Do 1D ⊳ Δ -D₆ D٩ 17 D₁ 01 -0₆ 01 16 0₄ 12 D₄ 13 D_2 02 02 15 -0₅ D3 03 D_2 -D5 14 04 D_4 D₃ 8 13 -D₄ 14 15 16 17 18 05 D_5 03 9 12 -04 D5 05 06 D6 D7 06 D₆ GND -10 11 -LE TL/F/9523-3 07 D-TL/F/9523-4 TL/F/9523-2 Do D3 D4 D5 D₆ D₇ D. D_2 00 ٥. 0 03 0. 05 06 0 TL/F/9523-1 TRI-STATE® is a registered trademark of National Semiconductor Corporation.

Connection Diagrams

©1995 National Semiconductor Corporation TL/F/9523

RRD-B30M75/Printed in U. S. A.

May 1995

Unit Loading/Fan Out

| | | 54F/74F | | | |
|--------------------------------|----------------------------------|------------------|---|--|--|
| Pin Names | Description | U.L. HIGH/LOW | Input I _{IH} /I _{IL} Output I _{OH} /I _{OL} | | |
| D ₀ -D ₇ | Data Inputs | 1.0/1.0 | 20 µA/−0.6 mA | | |
| LE | Latch Enable Input (Active HIGH) | 1.0/1.0 | 20 µA/ −0.6 mA | | |
| OE | Output Enable Input (Active LOW) | 1.0/1.0 | 20 µA/ −0.6 mA | | |
| O ₀ -O ₇ | TRI-STATE Latch Outputs | 150/40 (33.3) | -3 mA/24 mA (20 mA) | | |

Functional Description

The 'F373 contains eight D-type latches with TRI-STATE output buffers. When the Latch Enable (LE) input is HIGH, data on the D_n inputs enters the latches. In this condition the latches are transparent, i.e., a latch output will change state each time its D input changes. When LE is LOW, the latches store the information that was present on the D inputs a setup time preceding the HIGH-to-LOW transition of LE. The TRI-STATE buffers are controlled by the Output Enable (\overline{OE}) input. When \overline{OE} is LOW, the buffers are in the bistate mode. When \overline{OE} is HIGH the buffers are in the high impedance mode but this does not interfere with entering new data into the latches.

Logic Diagram


Truth Table

| Inputs | | | Output |
|--------|----|----------------|----------------------------|
| LE | ŌĒ | D _n | On |
| н | L | Н | Н |
| н | L | L | L |
| L | L | Х | O _n (no change) |
| Х | Н | Х | Z |

H = HIGH Voltage Level

L = LOW Voltage Level X = Immaterial

Z = High Impedance State



Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

| Storage Temperature | -65°C to +150°C |
|--|------------------------------------|
| Ambient Temperature under Bias | -55°C to +125°C |
| Junction Temperature under Bias Plastic | −55°C to +175°C −55°C to +150°C |
| V _{CC} Pin Potential to Ground Pin | -0.5V to +7.0V |
| Input Voltage (Note 2) | -0.5V to $+7.0V$ |
| Input Current (Note 2) | -30 mA to $+5.0$ mA |
| Note 1: Absolute maximum ratings are values be damaged or have its useful life impaired these conditions is not implied. | |

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

| Voltage Applied to Output in HIGH State (with $V_{CC} = 0V$) Standard Output TRI-STATE Output | $-0.5 V$ to V_{CC} $-0.5 V$ to $+5.5 V$ |
|--|---|
| Current Applied to Output in LOW State (Max) | twice the rated I _{OL} (mA) |
| ESD Last Passing Voltage (Min) | 4000V |

Recommended Operating Conditions

Free Air Ambient Temperature
Military-55°C to +125°C
0°C to +70°CSupply Voltage
Military+4.5V to +5.5V
+4.5V to +5.5V

DC Electrical Characteristics

| Symbol | Parameter | | 54F/74F | | | Units | vcc | Conditions | |
|------------------|--------------------------------------|--|--|-----|-------------|-------|------|--|--|
| Symbol | | | Min | Тур | Max | | VCC | Conditions | |
| V _{IH} | Input HIGH Voltage | | 2.0 | | | V | | Recognized as a HIGH Signal | |
| V _{IL} | Input LOW Voltage | | | | 0.8 | V | | Recognized as a LOW Signal | |
| V _{CD} | Input Clamp Diode Vo | oltage | | | -1.2 | v | Min | $I_{\rm IN} = -18 \rm mA$ | |
| V _{OH} | Output HIGH Voltage | 54F 10% V _{CC} 54F 10% V _{CC} 74F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC} 74F 5% V _{CC} | 2.5 2.4 2.5 2.4 2.7 2.7 | | | v | Min | $\begin{split} I_{OH} &= -1 \text{ mA} \\ I_{OH} &= -3 \text{ mA} \\ I_{OH} &= -1 \text{ mA} \\ I_{OH} &= -3 \text{ mA} \\ I_{OH} &= -1 \text{ mA} \\ I_{OH} &= -3 \text{ mA} \end{split}$ | |
| V _{OL} | Output LOW Voltage | 54F 10% V _{CC} 74F 10% V _{CC} | | | 0.5 0.5 | v | Min | $I_{OL} = 20 \text{ mA}$ $I_{OL} = 24 \text{ mA}$ | |
| I _{IH} | Input HIGH Current | 54F 74F | | | 20.0 5.0 | μΑ | Max | $V_{IN} = 2.7V$ | |
| I _{BVI} | Input HIGH Current Breakdown Test | 54F 74F | | | 100 7.0 | μΑ | Max | $V_{IN} = 7.0V$ | |
| I _{CEX} | Output HIGH Leakage Current | 54F 74F | | | 250 50 | μΑ | Max | $v_{OUT} = v_{CC}$ | |
| V _{ID} | Input Leakage Test | 74F | 4.75 | | | v | 0.0 | $I_{ID} = 1.9 \mu A$ All Other Pins Grounded | |
| I _{OD} | Output Leakage Circuit Current | 74F | | | 3.75 | μΑ | 0.0 | V _{IOD} = 150 mV All Other Pins Grounded | |
| IIL | Input LOW Current | | | | -0.6 | mA | Max | $V_{IN} = 0.5V$ | |
| I _{OZH} | Output Leakage Current | | | | 50 | μA | Max | $V_{OUT} = 2.7V$ | |
| I _{OZL} | Output Leakage Current | | | | -50 | μΑ | Max | $V_{OUT} = 0.5V$ | |
| I _{OS} | Output Short-Circuit Current | | -60 | | -150 | mA | Max | $V_{OUT} = 0V$ | |
| I _{ZZ} | Bus Drainage Test | | | | 500 | μA | 0.0V | $V_{OUT} = 5.25V$ | |
| I _{CCZ} | Power Supply Curren | t | | 38 | 55 | mA | Max | V _O = HIGH Z | |

| Symbol | | $74F \\ T_{A} = +25^{\circ}C \\ V_{CC} = +5.0V \\ C_{L} = 50 \text{ pF}$ | | | 54F T _A , V _{CC} = Mil C _L = 50 pF | | 74F T _A , V _{CC} = Com C _L = 50 pF | | Units |
|--------------------------------------|---|--|------------|-------------|---|--------------|---|-------------|-------|
| | Parameter | | | | | | | | |
| | | Min | Тур | Max | Min | Max | Min | Мах |] |
| t _{PLH} t _{PHL} | Propagation Delay D _n to O _n | 3.0 2.0 | 5.3 3.7 | 7.0 5.0 | 3.0 2.0 | 8.5 7.0 | 3.0 2.0 | 8.0 6.0 | ns |
| t _{PLH} t _{PHL} | Propagation Delay LE to O _n | 5.0 3.0 | 9.0 5.2 | 11.5 7.0 | 5.0 3.0 | 15.0 8.5 | 5.0 3.0 | 13.0 8.0 | ns |
| t _{PZH} t _{PZL} | Output Enable Time | 2.0 2.0 | 5.0 5.6 | 11.0 7.5 | 2.0 2.0 | 13.5 10.0 | 2.0 2.0 | 12.0 8.5 | ns |
| t _{PHZ} t _{PLZ} | Output Disable Time | 1.5 1.5 | 4.5 3.8 | 6.5 5.0 | 1.5 1.5 | 10.0 7.0 | 1.5 1.5 | 7.5 6.0 | ns |

AC Operating Requirements

| | | $74F$ $T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$ | | 54 | F | 74F | | |
|--|---|---|-----|--|-----|---|-----|-------|
| Symbol | Parameter | | | T _A , V _{CC} = Mil | | $\mathbf{T}_{\mathbf{A}}, \mathbf{V}_{\mathbf{C}\mathbf{C}} = \mathbf{C}\mathbf{o}\mathbf{m}$ | | Units |
| | | Min | Max | Min | Мах | Min | Мах | |
| t _s (H) t _s (L) | Setup Time, HIGH or LOW D _n to LE | 2.0 2.0 | | 2.0 2.0 | | 2.0 2.0 | | ns |
| t _h (H) t _h (L) | Hold Time, HIGH or LOW D _n to LE | 3.0 3.0 | | 3.0 4.0 | | 3.0 3.0 | | 113 |
| t _w (H) | LE Pulse Width, HIGH | 6.0 | | 6.0 | | 6.0 | | ns |

Ordering Information

The device number is used to form part of a simplified purchasing code where the package type and temperature range are defined as follows:

4

<u>373</u> S <u>C</u> X

<u>74F</u>

Temperature Range Family 74F = Commercial 54F = Military

Device Type

Package Code


- P = Plastic DIPD = Ceramic DIP
- F = Flatpak
- L = Leadless Chip Carrier (LCC)
- S = Small Outline SOIC JEDEC


SJ = Small Outline SOIC EIAJ MSA = Shrink Small Outline (EIAJ SSOP)


Special Variations QB = Military grade device with environmental and burn-in processing X = Devices shipped in 13" reel


Temperature Range C=Commercial (0°C to +70°C) M = Military (-55°C to + 125°C) NOTE:

Not required for MSA package code









National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.