

54ABT/74ABT543C Octal Registered Transceiver with TRI-STATE® Outputs

General Description

The 'ABT543C octal transceiver contains two sets of D-type latches for temporary storage of data flowing in either direction. Separate Latch Enable and Output Enable inputs are provided for each register to permit independent control of inputting and outputting in either direction of data flow.

Features

- Back-to-back registers for storage
- Bidirectional data path
- A and B outputs have current sourcing capability of 32 mA and current sinking capability of 64 mA

- Separate controls for data flow in each direction
- Guaranteed output skew
- Guaranteed multiple output switching specifications
- Output switching specified for both 50 pF and 250 pF
- Guaranteed simultaneous switching noise level and dynamic threshold performance
- Guaranteed latchup protection
- High impedance glitch free bus loading during entire power up and power down cycle
- Nondestructive hot insertion capability

Ordering Code: See Section 10

Pin Descriptions


Pin Names	Description
OEAB, OEBA	Output Enable Inputs
LEAB, LEBA	Latch Enable Inputs
CEAB, CEBA	Chip Enable Inputs
A ₀ -A ₇	Side A Inputs or
	TRI-STATE Outputs
B ₀ -B ₇	Side B Inputs or
	TRI-STATE Outputs

Connection Diagrams

Pin Assignment for DIP, SOIC, SSOP and Flatpak



TL/F/11508-1



TL/F/11508-2

Functional Description


The 'ABT543C contains two sets of D-type latches, with separate input and output controls for each. For data flow from A to B, for example, the A to B Enable (CEAB) input must be low in order to enter data from the A port or take data from the B port as indicated in the Data I/O Control Table. With CEAB low, a low signal on (LEAB) input makes the A to B latches transparent; a subsequent low to high transition of the LEAB line puts the A latches in the storage mode and their outputs no longer change with the A inputs. With CEAB and OEAB both low, the B output buffers are active and reflect the data present on the output of the A latches. Control of data flow from B to A is similar, but using the CEBA, LEBA and OEBA.

Data I/O Control Table

	Inputs		Latab Status	Outsid Buffson
CEAB	LEAB	OEAB	Latch Status	Output Buffers
Н	Х	Х	Latched	High Z
Х	Н	Х	Latched	_
L	L	X	Transparent	_
Х	Х	Н	_	High Z
L	X	L	_	Driving

- H = High Voltage Level
- L = Low Voltage Level
- X = Immaterial

Logic Diagram



Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Storage Temperature -65°C to +150°C

Ambient Temperature under Bias -55°C to +125°C

Junction Temperature under Bias

 Ceramic
 -55°C to +175°C

 Plastic
 -55°C to +150°C

V_{CC} Pin Potential to

Ground Pin -0.5V to +7.0V

Input Voltage (Note 2) -0.5V to +7.0V Input Current (Note 2) -30 mA to +5.0 mA

Voltage Applied to Any Output

in the Disable or Power-Off State -0.5V to +5.5V in the HIGH State -0.5V to V_{CC}

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

Current Applied to Output

in LOW State (Max) twice the rated I_{OL} (mA)
DC Latchup Source Current -500 mA

Over Voltage Latchup (I/O)

10V

Recommended Operating Conditions

Free Air Ambient Temperature

 Military
 −55°C to +125°C

 Commercial
 −40°C to +85°C

Supply Voltage

Military + 4.5V to + 5.5V Commercial + 4.5V to + 5.5V

 Minimum Input Edge Rate
 $(\Delta V/\Delta t)$

 Data Input
 50 mV/ns

 Enable Input
 20 mV/ns

 Clock Input
 100 mV/ns

DC Electrical Characteristics

Combal	Parameter		ABT543	C	Units		Conditions
Symbol	Parameter	Min	Тур	Max	Units	V _{CC}	Conditions
V _{IH}	Input HIGH Voltage	2.0			٧		Recognized HIGH Signal
V _{IL}	Input LOW Voltage			0.8	٧		Recognized LOW Signal
V _{CD}	Input Clamp Diode Voltage			-1.2	٧	Min	I _{IN} = -18 mA (Non I/O Pins)
V _{OH}	Output HIGH Voltage 54ABT/74ABT 54ABT 74ABT	2.5 2.0 2.0			v	Min	$\begin{split} I_{OH} &= -3 \text{ mA, (A}_n, B_n) \\ I_{OH} &= -24 \text{ mA, (A}_n, B_n) \\ I_{OH} &= -32 \text{ mA, (A}_n, B_n) \end{split}$
V _{OL}	Output LOW Voltage 54ABT 74ABT			0.55 0.55	٧	Min	$I_{OL} = 48 \text{ mA}, (A_n, B_n)$ $I_{OL} = 64 \text{ mA}, (A_n, B_n)$
V _{ID}	Input Leakage Test	4.75			٧	0.0	$I_{\text{ID}} = 1.9 \mu\text{A}$, (Non-I/O Pins) All Other Pins Grounded
lін	Input HIGH Current			5	μА	Max	$V_{IN} = 2.7V$ (Non-I/O Pins) (Note 3) $V_{IN} = V_{CC}$ (Non-I/O Pins)
I _{BVI}	Input HIGH Current Breakdown Test			7	μΑ	Max	V _{IN} = 7.0V (Non-I/O Pins)
IBVIT	Input HIGH Current Breakdown Test (I/O)			100	μΑ	Max	$V_{IN} = 5.5V (A_n, B_n)$
I _{IL}	Input LOW Current			-5	μΑ	Max	V _{IN} = 0.5V (Non-I/O Pins) (Note 3) V _{IN} = 0.0V (Non-I/O Pins)
lih + lozh	Output Leakage Current			50	μΑ	0V-5.5V	$V_{OUT} = 2.7V (A_n, B_n);$ \overline{OEAB} or $\overline{CEAB} = 2V$
I _{IL} + I _{OZL}	Output Leakage Current			-50	μА	0V-5.5V	$V_{OUT} = 0.5V (A_n, B_n);$ \overline{OEAB} or $\overline{CEAB} = 2V$
los	Output Short-Circuit Current	-100		- 275	mA	Max	$V_{OUT} = 0V(A_n, B_n)$
ICEX	Output HIGH Leakage Current			50	μА	Max	$V_{OUT} = V_{CC}(A_n, B_n)$
I _{ZZ}	Bus Drainage Test			100	μА	0.0V	$V_{OUT} = 5.5V (A_n, B_n); All Others GND$
Іссн	Power Supply Current			50	μΑ	Max	All Outputs HIGH
ICCL	Power Supply Current			30	mA	Max	All Outputs LOW
locz	Power Supply Current			50	μΑ	Max	Outputs TRI-STATE All Others at V _{CC} or GND

DC Electrical Characteristics (Continued)

Symbol	Parameter		ABT543C			Units	V	Conditions	
Syllibol	Parameter		Min	Тур	Max	Utilits	Vcc	Collations	
Ісст	Additional I _{CC} /Input				2.5	mA	Max	$V_{I} = V_{CC} - 2.1V$ All Others at V_{CC} or GND	
ICCD	Dynamic I _{CC} (Note 2)	No Load			0.18	mA/MHz	Max	Outputs Open, CEAB and OEAB = GND, CEBA = V _{CC} , One Bit Toggling, 50% Duty Cycle, (Note 1)	

Note 1: For 8-bit toggling, I_{CCD} < 1.4 mA/MHz.

Note 2: Guaranteed, but not tested.

DC Electrical Characteristics (SOIC Package)

Symbol	Parameter	Min	Тур	Max	Units	V _{CC}	Conditions C _L = 50 pF, R _L = 500Ω
V _{OLP}	Quiet Output Maximum Dynamic V _{OL}		0.7	1.0	٧	5.0	T _A = 25°C (Note 1)
V _{OLV}	Quiet Output Minimum Dynamic V _{OL}	-1.2	-0.8		٧	5.0	T _A = 25°C (Note 1)
V _{OHV}	Minimum High Level Dynamic Output Voltage	2.5	3.0		٧	5.0	T _A = 25° (Note 3)
V _{IHD}	Minimum High Level Dynamic Input Voltage	2.0	1.7		V	5.0	T _A = 25°C (Note 2)
V _{ILD}	Maximum Low Level Dynamic Input Voltage		0.7	0.9	V	5.0	T _A = 25°C (Note 2)

Note 1: Max number of outputs defined as (n). n - 1 data inputs are driven 0V to 3V. One output at LOW. Guaranteed, but not tested.

Note 2: Max number of data inputs (n) switching. n - 1 inputs switching 0V to 3V. Input-under-test switching: 3V to theshold (V_{ILD}), 0V to threshold (V_{IHD}). Guaranteed, but not tested.

Note 3: Max number of outputs defined as (n), n-1 data inputs are driven 0V to 3V. One output HIGH. Guaranteed, but not tested.

AC Electrical Characteristics (SOIC and SSOP Packages): See Section 2 for Waveforms

Symbol	Parameter	1		54ABT T _A = -55°C to + 125°C V _{CC} = 4.5V-5.5V C _L = 50 pF		74ABT T _A = -40°C to +85°C V _{CC} = 4.5V-5.5V C _L = 50 pF		Units	Fig. No.	
		Min	Тур	Max	Min	Max	Min	Max		
	Propagation Delay A _n to B _n or B _n to A _n	1.5	3.1	4.8			1.5	4.8	ns	2-3, 5
	Propagation Delay LEAB to B _n , LEBA to A _n	1.5	3.4	5.3			1.5	5.3	ns	2-3, 5
t _{PZH}	Enable Time OEBA or OEAB to An or Bn	1.5	3.6	5.8		-	1.5	5.8	ns	2-4
t _{PHZ}	Disable Time CEBA or CEAB to A _n or B _n	1.5	4.0	6.5		_	1.5	6.5	ns	2-4

AC Operating Requirements (SOIC and SSOP Packages): See Section 2 for Waveforms

		74	ABT	54	ABT	74/	<u> </u>			
Symbol	Parameter	mbol Parameter		T _A = +25°C V _{CC} = +5.0V C _L = 50 pF		T _A = -55°C to + 125°C V _{CC} = 4.5V-5.5V C _L = 50 pF		$T_A = -40^{\circ}\text{C to } + 85^{\circ}\text{C}$ $V_{CC} = 4.5\text{V} - 5.5\text{V}$ $C_L = 50 \text{ pF}$		Fig. No.
		Min	Max	Min	Max	Min	Max			
t _S (H)	Setup Time, HIGH or LOW A _n or B _n to LEAB	1.5 1.5				1.5 1.5		ns	2-6	
t _H (H)	Hold Time, HIGH or LOW A _n or B _n to LEBA or LEAB	2.0 2.0				2.0 2.0		ns	2-6	
t _W (L)	Pulse Width, LOW	3.0				3.0		ns	2-3	

Extended AC Electrical Characteristics (SOIC Package): See Section 2

Symbol			74ABT		74A	BT	74A	ВТ		
	Parameter	$T_A = -40^{\circ}\text{C to } + 85^{\circ}\text{C}$ $V_{CC} = 4.5\text{V} - 5.5\text{V}$ $C_L = 50 \text{ pF}$ 8 Outputs Switching (Note 4)			$T_{A} = -40^{\circ}\text{C to } + 85^{\circ}\text{C}$ $V_{CC} = 4.5\text{V} - 5.5\text{V}$ $C_{L} = 250 \text{ pF}$ 1 Output Switching (Note 5)		$T_{A} = -40^{\circ}\text{C to} + 85^{\circ}\text{C}$ $V_{CC} = 4.5\text{V} - 5.5\text{V}$ $C_{L} = 250 \text{ pF}$ $8 \text{ Outputs Switching}$ (Note 6)		Units	Fig. No.
		Min	Тур	Max	Min	Max	Min	Max	<u>l</u>	
f _{toggle}	Max Toggle Frequency		100						MHz	
t _{PLH}	Progagation Delay A _n to B _n or B _n to A _n	1.5 1.5	_	6.2 6.2	2.0 2.0	7.5 7.5	2.5 2.5	10.0 10.0	ns	2-3, 5
t _{PLH} t _{PHL}	Progagation Delay LEAB to B _n , LEBA to A _n	1.5 1.5		6.5 6.5	2.0 2.0	8.0 8.0	2.5 2.5	10.5 10.5	ns	2-3, 5
^t PZH ^t PZL	Output Enable Time OEBA or OEAB to An or Bn CEBA or CEAB to An or Bn	1.5 1.5		7.5 7.5	2.0 2.0	8.5 8.5	2.5 2.5	11.0 11.0	ns	2-4
t _{PHZ}	Output Disable Time OEBA or OEAB to An or Bn CEBA or CEAB to An or Bn	1.5 1.5		8.5 8.5	(Not	e 7)	(Not	e 7)	ns	2-4

Note 4: This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase (i.e., all low-to-high, high-to-low, etc.).

Note 5: This specification is guaranteed but not tested. The limits represent propagation delay with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load. This specification pertains to single output switching only.

Note 6: This specification is guaranteed but not tested. The limits represent propagation delays for all paths described switching in phase (i.e., all low-to-high, high-to-low, etc.) with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load.

Note 7: The TRI-STATE delay times are dominated by the RC network (5000, 250 pF) on the output and has been excluded from the datasheet

Skew (SOIC Package): See Section 2

		74ABT	74ABT		
Symbol	Parameter	T _A = -40°C to +85°C V _{CC} = 4.5V-5.5V C _L = 50 pF 8 Outputs Switching (Note 3)	T _A = -40°C to +85°C V _{CC} = 4.5V-5.5V C _L = 250 pF 8 Outputs Switching (Note 4)	Units	Fig. No.
		Max	Max		
toshL (Note 1)	Pin to Pin Skew HL Transitions	1.0	2.0	ns	2-13
t _{OSLH} (Note 1)	Pin to Pin Skew LH Transitions	1.3	2.0	ns	2-13
t _{PS} (Note 5)	Duty Cycle LH-HL Skew	2.0	4.0	ns	2-14
t _{OST} (Note 1)	Pin to Pin Skew LH/HL Transitions	2.0	4.0	ns	2-17
t _{PV} (Note 2)	Device to Device Skew LH/HL Transitions	2.5	4.5	ns	2-20

Note 1: Skew is defined as the absolute value of the difference between the actual propagation delays for any two separate outputs of the same device. The specification applies to any outputs switching HIGH to LOW (toshL), LOW to HIGH (tosLH), or any combination switching LOW to HIGH and/or HIGH to LOW (tosh). This specification is guaranteed but not tested.

Note 2: Propagation delay variation for a given set of conditions (i.e., temperature and V_{CC}) from device to device. This specification is guaranteed but not tested.

Note 3: This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase (i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.).

Note 4: This specification is guaranteed but not tested. The limits represent propagation delays with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load.

Note 5: This describes the difference between the delay of the LOW-to-HIGH and the HIGH-to-LOW transition on the same pin. It is measured across all the outputs (drivers) on the same chip, the worst (largest delta) number is the guaranteed specification. This specification is guaranteed but not tested.

Capacitance

Symbol	Symbol Parameter		Units	Conditions: T _A = 25°C
C _{IN}	Input Capacitance	5.0	pF	V _{CC} = 0V (non I/O pins)
C _{I/O} (Note 1)	Output Capacitance	11.0	pF	$V_{CC} = 5.0V (A_n, B_n)$

Note 1: $C_{I/O}$ is measured at frequency, f = 1 MHz, PER MLT-STD-883B, METHOD 3012.