



Integrated Device Technology, Inc.

FAST CMOS 16-BIT REGISTERED TRANSCEIVER

IDT54/74FCT16952AT/BT/CT/DT
IDT54/74FCT162952AT/BT/CT/DT

FEATURES:

- **Common features:**
 - 0.5 MICRON CEMOS™ Technology
 - **High-speed, low-power CEMOS replacement for ABT functions**
 - **Typical tsk(o) (Output Skew) < 250ps**
 - ESD > 2000V per MIL-STD-883, Method 3015;
 - > 200V using machine model (C = 200pF, R = 0)
 - 25 mil Center SSOP and Cerpack Packages
 - Extended commercial range of -40°C to +85°C
 - Vcc = 5V ±10%
 - Speed grades same as FCT-T Octals
- **Features for FCT16952AT/BT/CT/DT:**
 - High drive outputs (-32mA IOH, 64mA IOL)
 - Power off disable outputs permit "live insertion"
 - Typical VoLP (Output Ground Bounce) < 1.0V at Vcc = 5V, TA = 25°C
- **Features for FCT162952AT/BT/CT/DT:**
 - Balanced Output Drivers: ±24mA (commercial), ±16mA (military)
 - Reduced system switching noise
 - Typical VoLP (Output Ground Bounce) < 0.6V at Vcc = 5V, TA = 25°C

are built using advanced CEMOS, dual metal CMOS technology. These high-speed, low-power devices are organized as two independent 8-bit D-type registered transceivers with separate input and output control for each set to permit independent control of data flow in either direction. For example, the A-to-B Enable (xCEAB) must be LOW in order to enter data from the A port. xCLKAB controls the clocking function. When xCLKAB toggles from LOW-to-HIGH, the data present on the A port will be clocked into the register. xOEAB performs the output enable function on the B port. Data flow from B port to A port is similar but requires using xCEBA, xCLKBA, and xOEBA inputs. The flow-through organization of signal pins facilitates ease of layout. Full 16-bit operation can be achieved by tying the control pins of the independent transceivers together. All inputs are designed with hysteresis for improved noise margin.



The IDT54/74FCT16952AT/BT/CT/DT are ideally suited for driving high capacitance loads and low impedance backplanes. The output buffers are designed with Power-Off Disable capability to allow "live insertion" of boards when used as backplane drivers.

The IDT54/74FCT162952AT/BT/CT/DT have balanced output drive with current limiting resistors. This offers low ground bounce, minimal undershoot, and controlled output fall times—reducing the need for external series terminating resistors. The IDT54/74FCT162952AT/BT/CT/DT are plug-in replacements for the IDT54/74FCT16952AT/BT/CT/DT and 54/74ABT16952 for on-board bus interface applications.

DESCRIPTION:

The IDT54/74FCT16952AT/BT/CT/DT and IDT54/74FCT162952AT/BT/CT/DT 16-bit registered transceivers

FUNCTIONAL BLOCK DIAGRAM




CEMOS is a trademark of Integrated Device Technology, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

MAY 1992

PIN CONFIGURATIONS



PIN DESCRIPTION

| Pin Names | Description |
|-----------|--|
| xOEAB | A-to-B Output Enable Input (Active LOW) |
| xOEBA | B-to-A Output Enable Input (Active LOW) |
| xCEAB | A-to-B Clock Enable Input (Active LOW) |
| xCEBA | B-to-A Clock Enable Input (Active LOW) |
| xCLKAB | A-to-B Clock Input |
| xCLKBA | B-to-A Clock Input |
| xAx | A-to-B Data Inputs or B-to-A 3-State Outputs |
| xBx | B-to-A Data Inputs or A-to-B 3-State Outputs |

2515 tbl 01

FUNCTION TABLE^(1,3)

| Inputs | | | | Outputs |
|--------|--------|-------|-----|------------------|
| xCEAB | xCLKAB | xOEAB | xAx | xBx |
| H | X | L | X | B ⁽²⁾ |
| X | L | L | X | B ⁽²⁾ |
| L | ↑ | L | L | L |
| L | ↑ | L | H | H |
| X | X | H | X | Z |

NOTES:

2515 tbl 02

- A-to-B data flow is shown; B-to-A data flow is similar but uses, xCEBA, xCLKBA, and xOEBA.
- Level of B before the Indicated steady-state input conditions were established.
- H = HIGH Voltage Level
L = LOW Voltage Level
X = Don't Care
↑ = LOW-to-HIGH Transition
Z = High Impedance

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

| Symbol | Rating | Commercial | Military | Unit |
|----------------------|--------------------------------------|--------------|--------------|------|
| VTERM ⁽²⁾ | Terminal Voltage with Respect to GND | -0.5 to +7.0 | -0.5 to +7.0 | V |
| VTERM ⁽³⁾ | Terminal Voltage with Respect to GND | -0.5 to Vcc | -0.5 to Vcc | V |
| TA | Operating Temperature | -40 to +85 | -55 to +125 | °C |
| TBIAS | Temperature Under Bias | -55 to +125 | -65 to +135 | °C |
| TSTG | Storage Temperature | -55 to +125 | -65 to +150 | °C |
| PT | Power Dissipation | 1.0 | 1.0 | W |
| IOUT | DC Output Current | -60 to +120 | -60 to +120 | mA |

2515 lmk 03

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- All device terminals except FCT162XXXT Output and I/O terminals.
- Output and I/O terminals for FCT162XXXT.

CAPACITANCE (TA = +25°C, f = 1.0MHz)

| Symbol | Parameter ⁽¹⁾ | Conditions | Typ. | Max. | Unit |
|--------|--------------------------|------------|------|------|------|
| CIN | Input Capacitance | VIN = 0V | 4.5 | 6.0 | pF |
| CIO | I/O Capacitance | VOUT = 0V | 5.5 | 8.0 | pF |

2515 lmk 04

NOTE:

- This parameter is measured at characterization but not tested.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Commercial: TA = -40°C to +85°C, VCC = 5.0V ± 10%; Military: TA = -55°C to +125°C, VCC = 5.0V ± 10%

| Symbol | Parameter | Test Conditions ⁽¹⁾ | | Min. | Typ. ⁽²⁾ | Max. | Unit |
|--|--|--|----------------------------------|------|---------------------|------|------|
| V _{IH} | Input HIGH Level | Guaranteed Logic HIGH Level | | 2.0 | — | — | V |
| V _{IL} | Input LOW Level | Guaranteed Logic LOW Level | | — | — | 0.8 | V |
| I _{IH} | Input HIGH Current (Input pins) | V _{CC} = Max. | V _I = V _{CC} | — | — | ±5 | μA |
| | Input HIGH Current (I/O pins) | | V _I = GND | — | — | ±15 | |
| I _{IL} | Input LOW Current (Input pins) | V _{CC} = Max. | V _I = GND | — | — | ±5 | |
| | Input LOW Current (I/O pins) | | V _I = GND | — | — | ±15 | |
| I _{OZH} | High Impedance Output Current (3-State Output pins) | V _{CC} = Max. | V _O = 2.7V | — | — | ±10 | μA |
| I _{OZL} | | | V _O = 0.5V | — | — | ±10 | |
| V _{IK} | Clamp Diode Voltage | V _{CC} = Min., I _{IN} = -18mA | | — | -0.7 | -1.2 | V |
| I _{OS} | Short Circuit Current | V _{CC} = Max., V _O = GND ⁽³⁾ | | -80 | -140 | -200 | mA |
| I _O | Output Drive Current | V _{CC} = Max., V _O = 2.5V ⁽³⁾ | | -50 | — | -180 | mA |
| V _H | Input Hysteresis | — | | — | 100 | — | mV |
| I _{CC1} I _{CC2} I _{CCZ} | Quiescent Power Supply Current | V _{CC} = Max., V _{IN} = GND or V _{CC} | | — | 0.05 | 1.5 | mA |

2515 Ink 05

OUTPUT DRIVE CHARACTERISTICS FOR FCT16952T

| Symbol | Parameter | Test Conditions ⁽¹⁾ | | Min. | Typ. ⁽²⁾ | Max. | Unit |
|------------------|--------------------------------|--|---|------|---------------------|------|------|
| V _{OH} | Output HIGH Voltage | V _{CC} = Min. V _{IN} = V _{IH} or V _{IL} | I _{OH} = -3mA | 2.5 | 3.5 | — | V |
| | | | I _{OH} = -12mA MIL. | 2.4 | 3.5 | — | V |
| | | | I _{OH} = -15mA COM'L. | 2.0 | 3.0 | — | V |
| | | | I _{OH} = -24mA MIL. I _{OH} = -32mA COM'L. ⁽⁴⁾ | | | | |
| V _{OL} | Output LOW Voltage | V _{CC} = Min. V _{IN} = V _{IH} or V _{IL} | I _{OL} = 48mA MIL. I _{OL} = 64mA COM'L. | — | 0.2 | 0.55 | V |
| I _{OFF} | Input/Output Power Off Leakage | V _{CC} = 0V, V _{IN} or V _O ≤ 4.5V | | — | — | ±100 | μA |

2613 Ink 07

OUTPUT DRIVE CHARACTERISTICS FOR FCT162952T

| Symbol | Parameter | Test Conditions ⁽¹⁾ | | Min. | Typ. ⁽²⁾ | Max. | Unit |
|------------------|---------------------|---|--------------------------------|------|---------------------|------|------|
| I _{ODL} | Output LOW Current | V _{CC} = 5V, V _{IN} = V _{IH} or V _{IL} , V _{OUT} = 1.5V ⁽³⁾ | | 60 | 115 | 150 | mA |
| I _{ODH} | Output HIGH Current | V _{CC} = 5V, V _{IN} = V _{IH} or V _{IL} , V _{OUT} = 1.5V ⁽³⁾ | | -60 | -115 | -150 | mA |
| V _{OH} | Output HIGH Voltage | V _{CC} = Min. V _{IN} = V _{IH} or V _{IL} | I _{OH} = -16mA MIL. | 2.4 | 3.3 | — | V |
| | | | I _{OH} = -24mA COM'L. | | | | |
| V _{OL} | Output LOW Voltage | V _{CC} = Min. V _{IN} = V _{IH} or V _{IL} | I _{OL} = 16mA MIL. | — | 0.3 | 0.55 | V |
| | | | I _{OL} = 24mA COM'L. | | | | |

2613 Ink 07

NOTES:

- For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at V_{CC} = 5.0V, +25°C ambient.
- Not more than one output should be tested at one time. Duration of the test should not exceed one second.
- Duration of the condition can not exceed one second.

POWER SUPPLY CHARACTERISTICS

| Symbol | Parameter | Test Conditions ⁽¹⁾ | | Min. | Typ. ⁽²⁾ | Max. | Unit |
|-----------------|--|--|--|------|---------------------|--------------------|--------------------------|
| ΔI_{CC} | Quiescent Power Supply Current TTL Inputs HIGH | $V_{CC} = \text{Max.}$ $V_{IN} = 3.4V^{(3)}$ | | — | 0.5 | 1.5 | mA |
| I_{CCD} | Dynamic Power Supply Current ⁽⁴⁾ | $V_{CC} = \text{Max.}$, Outputs Open $x\overline{OEAB}$ or $x\overline{OEB\overline{A}} = \text{GND}$ One Input Toggling 50% Duty Cycle | $V_{IN} = V_{CC}$ $V_{IN} = \text{GND}$ | — | 75 | 120 | $\mu\text{A}/\text{MHz}$ |
| I_C | Total Power Supply Current ⁽⁶⁾ | $V_{CC} = \text{Max.}$, Outputs Open $f_{CP} = 10\text{MHz}$ ($x\overline{CLKAB}$) 50% Duty Cycle $x\overline{OEAB} = x\overline{CEAB} = \text{GND}$ $x\overline{OEB\overline{A}} = V_{CC}$ One Bit Toggling $f_i = 5\text{MHz}$ 50% Duty Cycle | $V_{IN} = V_{CC}$ $V_{IN} = \text{GND}$ | — | 0.8 | 2.7 | mA |
| | | | $V_{IN} = 3.4V$ $V_{IN} = \text{GND}$ | — | 1.3 | 4.2 | |
| | | $V_{CC} = \text{Max.}$, Outputs Open $f_{CP} = 10\text{MHz}$ ($x\overline{CLKAB}$) 50% Duty Cycle $x\overline{OEAB} = x\overline{CEAB} = \text{GND}$ $x\overline{OEB\overline{A}} = V_{CC}$ Sixteen Bits Toggling $f_i = 5\text{MHz}$ 50% Duty Cycle | $V_{IN} = V_{CC}$ $V_{IN} = \text{GND}$ | — | 3.8 | 7.5 ⁽⁵⁾ | |
| | | | $V_{IN} = 3.4V$ $V_{IN} = \text{GND}$ | — | 8.3 | 21 ⁽⁵⁾ | |

2515 tbi/08

NOTES:

- For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at $V_{CC} = 5.0V$, $+25^\circ\text{C}$ ambient.
- Per TTL driven input ($V_{IN} = 3.4V$); all other inputs at V_{CC} or GND.
- This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
- Values for these conditions are examples of the I_{CC} formula. These limits are guaranteed but not tested.
- $I_C = I_{\text{QUIESCENT}} + I_{\text{INPUTS}} + I_{\text{DYNAMIC}}$
 $I_C = I_{CC} + \Delta I_{CC} D_{HNT} + I_{CCD} (f_{CP} N_{CP} / 2 + f_i N_i)$
 $I_{CC} = \text{Quiescent Current } (I_{CC1}, I_{CC2} \text{ and } I_{CC3})$
 $\Delta I_{CC} = \text{Power Supply Current for a TTL High Input } (V_{IN} = 3.4V)$
 $D_{HNT} = \text{Duty Cycle for TTL Inputs High}$
 $N_{T} = \text{Number of TTL Inputs at } D_{HNT}$
 $I_{CCD} = \text{Dynamic Current Caused by an Input Transition Pair (HLH or LHL)}$
 $f_{CP} = \text{Clock Frequency for Register Devices (Zero for Non-Register Devices)}$
 $N_{CP} = \text{Number of Clock Inputs at } f_{CP}$
 $f_i = \text{Input Frequency}$
 $N_i = \text{Number of Inputs at } f_i$

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

| Symbol | Parameter | Condition ⁽¹⁾ | FCT16952AT/162952AT | | | | FCT16952BT/162952BT | | | | Unit |
|--------|---|--------------------------|---------------------|------|---------------------|------|---------------------|------|---------------------|------|------|
| | | | Com'l. | | Mil. | | Com'l. | | Mil. | | |
| | | | Min. ⁽²⁾ | Max. | Min. ⁽²⁾ | Max. | Min. ⁽²⁾ | Max. | Min. ⁽²⁾ | Max. | |
| tPLH | Propagation Delay | CL = 50pF RL = 500Ω | 2.0 | 10.0 | 2.0 | 11.0 | 2.0 | 7.5 | 2.0 | 8.0 | ns |
| tPHL | xCLKAB, xCLKBA to xBx, xAx | | | | | | | | | | |
| tpZH | Output Enable Time | | 1.5 | 10.5 | 1.5 | 13.0 | 1.5 | 8.0 | 1.5 | 8.5 | ns |
| tpZL | xOEBA, xOEBAB to xAx, xBx | | | | | | | | | | |
| tPHZ | Output Disable Time | | 1.5 | 10.0 | 1.5 | 10.0 | 1.5 | 7.5 | 1.5 | 8.0 | ns |
| tPLZ | xOEBA, xOEBAB to xAx, xBx | | | | | | | | | | |
| tsu | Set-up Time, HIGH or LOW xAx, xBx to xCLKAB, xCLKBA | | 2.5 | — | 2.5 | — | 2.5 | — | 2.5 | — | ns |
| th | Hold Time HIGH or LOW xAx, xBx to xCLKAB, xCLKBA | | 2.0 | — | 2.0 | — | 1.5 | — | 1.5 | — | ns |
| tsu | Set-up Time, HIGH or LOW xCEAB, xCEBA to xCLKAB, xCLKBA | | 3.0 | — | 3.0 | — | 3.0 | — | 3.0 | — | ns |
| th | Hold Time HIGH or LOW xCEAB, xCEBA to xCLKAB, xCLKBA | | 2.0 | — | 2.0 | — | 2.0 | — | 2.0 | — | ns |
| tw | Pulse Width HIGH or LOW xCLKAB or xCLKBA ⁽³⁾ | 3.0 | — | 3.0 | — | 3.0 | — | 3.0 | — | ns | |
| tsk(o) | Output Skew ⁽⁴⁾ | — | 0.5 | — | 0.5 | — | 0.5 | — | 0.5 | ns | |

2515 tbl 09

| Symbol | Parameter | Condition ⁽¹⁾ | FCT16952CT/162952CT | | | | FCT16952DT/162952DT | | | | Unit |
|--------|---|--------------------------|---------------------|------|---------------------|------|---------------------|------|---------------------|------|------|
| | | | Com'l. | | Mil. | | Com'l. | | Mil. | | |
| | | | Min. ⁽²⁾ | Max. | Min. ⁽²⁾ | Max. | Min. ⁽²⁾ | Max. | Min. ⁽²⁾ | Max. | |
| tPLH | Propagation Delay | CL = 50pF RL = 500Ω | 2.0 | 6.3 | 2.0 | 7.3 | 2.0 | 4.5 | — | — | ns |
| tPHL | xCLKAB, xCLKBA to xBx, xAx | | | | | | | | | | |
| tpZH | Output Enable Time | | 1.5 | 7.0 | 1.5 | 8.0 | 1.5 | 5.6 | — | — | ns |
| tpZL | xOEBA, xOEBAB to xAx, xBx | | | | | | | | | | |
| tPHZ | Output Disable Time | | 1.5 | 6.5 | 1.5 | 7.5 | 1.5 | 4.3 | — | — | ns |
| tPLZ | xOEBA, xOEBAB to xAx, xBx | | | | | | | | | | |
| tsu | Set-up Time, HIGH or LOW xAx, xBx to xCLKAB, xCLKBA | | 2.5 | — | 2.5 | — | 1.5 | — | — | — | ns |
| th | Hold Time HIGH or LOW xAx, xBx to xCLKAB, xCLKBA | | 1.5 | — | 1.5 | — | 1.0 | — | — | — | ns |
| tsu | Set-up Time, HIGH or LOW xCEAB, xCEBA to xCLKAB, xCLKBA | | 3.0 | — | 3.0 | — | 2.0 | — | — | — | ns |
| th | Hold Time HIGH or LOW xCEAB, xCEBA to xCLKAB, xCLKBA | | 2.0 | — | 2.0 | — | 1.0 | — | — | — | ns |
| tw | Pulse Width HIGH or LOW xCLKAB or xCLKBA ⁽³⁾ | 3.0 | — | 3.0 | — | 3.0 | — | — | — | ns | |
| tsk(o) | Output Skew ⁽⁴⁾ | — | 0.5 | — | 0.5 | — | 0.5 | — | — | ns | |

NOTES:

1. See test circuits and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. This parameter is guaranteed but not tested.
4. Skew between any two outputs, of the same package, switching in the same direction. This parameter is guaranteed by design.

2515 tbl 10

5