

LOW SKEW, 1-TO-5 DIFFERENTIAL-TO-2.5V/3.3V LVPECL FANOUT BUFFER

ICS85314-01

GENERAL DESCRIPTION



The ICS85314-01 is a low skew, high performance 1-to-5 Differential-to-3.3V LVPECL fanout buffer and a member of the HiPerClockS™ family of High Performance Clock Solutions from ICS. The ICS85314-01 has two selectable clock inputs.


The CLK0, nCLK0 pair can accept most standard differential input levels. The single-ended CLK1 can accept LVCMOS or LVTTL input levels. The clock enable is internally synchronized to eliminate runt clock pulses on the outputs during asynchronous assertion/deassertion of the clock enable pin.

Guaranteed output and part-to-part skew characteristics make the ICS85314-01 ideal for those applications demanding well defined performance and repeatability.


FEATURES

- 5 differential 2.5V/3.3V LVPECL outputs
- Selectable differential CLK0, nCLK0 or LVCMOS inputs
- CLK0, nCLK0 pair can accept the following differential input levels: LVDS, LVPECL, LVHSTL, SSTL, HCSL
- CLK1 can accept the following input levels: LVCMOS or LVTTL
- Maximum output frequency: 650MHz
- Translates any single-ended input signal to 3.3V LVPECL levels with resistor bias on nCLK input
- Output skew: 50ps (maximum)
- Part-to-part skew: 400ps (maximum)
- Propagation delay: CLK0, nCLK0 2.1ns (maximum)
 CLK1 2.1ns (maximum)
- LVPECL mode operating voltage supply range: $V_{CC} = 2.375V$ to 3.8V, $V_{FF} = 0V$
- -40°C to 85°C ambient operating temperature
- Compatible to part number MC100LVEL14

BLOCK DIAGRAM



PIN ASSIGNMENT



ICS85314-01

20-Lead TSSOP 6.5mm x 4.4mm x 0.92mm Package Body **G Package**

G Package Top View

ICS85314-01

20-Lead SOIC

7.5mm x 12.8mm x 2.3mm Package Body **M Package**

Top View

The Preliminary Information presented herein represents a product in prototyping or pre-production. The noted characteristics are based on initial product characterization. Integrated Circuit Systems, Incorporated (ICS) reserves the right to change any circuitry or specifications without notice.

TABLE 1. PIN DESCRIPTIONS

Number	Name	Ту	ре	Description	
1, 2	Q0, nQ0	Output		Differential output pair. LVPECL interface levels.	
3, 4	Q1, nQ1	Output		Differential output pair. LVPECL interface levels.	
5, 6	Q2, nQ2	Output		Differential output pair. LVPECL interface levels.	
7, 8	Q3, nQ3	Output		Differential output pair. LVPECL interface levels.	
9, 10	Q4, nQ4	Output		Differential output pair. LVPECL interface levels.	
11	V _{EE}	Power		Negative supply pin.	
12	CLK_SEL	Input	Pulldown	Clock select input. When HIGH, selects SCLK input. When LOW, selects CLK, nCLK inputs. LVTTL / LVCMOS interface levels.	
13, 17	nc	Unused		No connect.	
14	nCLK0	Input	Pullup	Inverting differential clock input.	
15	CLK0	Input	Pulldown	Non-inverting differential clock input.	
16	CLK1	Input	Pulldown	Clock input. LVTTL / LVCMOS interface levels.	
18, 20	V _{cc}	Power		Positive supply pins.	
19	nCLK_EN	Input	Pulldown	Synchronizing clock enable. When LOW, clock outputs follow clock input. When HIGH, Q outputs are forced low, nQ outputs are forced high. LVTTL / LVCMOS interface levels.	

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

Table 2. Pin Characteristics

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C _{IN}	Input Capacitance				4	pF
R _{PULLUP}	Input Pullup Resistor			51		ΚΩ
R _{PULLDOWN}	Input Pulldown Resistor			51		ΚΩ

TABLE 3A. CONTROL INPUT FUNCTION TABLE

Inputs			Outputs		
nCLK_EN	CLK_SEL	Selected Source	Q0:Q4	nQ0:nQ4	
0	0	CLK0, nCLK0	Enabled	Enabled	
0	1	CLK1	Enabled	Enabled	
1	0	CLK0, nCLK0	Disabled; LOW	Disabled; HIGH	
1	1	CLK1	Disabled; LOW	Disabled; HIGH	

After nCLK_EN switches, the clock outputs are disabled or enabled following a rising and falling input clock edge as shown in Figure 1.

In the active mode, the state of the outputs are a function of the CLK0, nCLK0 and CLK1 inputs as described in Table 3B.




TABLE 3B. CLOCK INPUT FUNCTION TABLE

Inputs		Out	puts	Innut to Output Made	Polarity
CLK0 or CLK1	nCLK0	Q0:Q4	nQ0:nQ4	Input to Output Mode Polar	
0	1	LOW	HIGH	Differential to Differential	Non Inverting
1	0	HIGH	LOW	Differential to Differential	Non Inverting
0	Biased; NOTE 1	LOW	HIGH	Single Ended to Differential	Non Inverting
1	Biased; NOTE 1	HIGH	LOW	Single Ended to Differential	Non Inverting
Biased; NOTE 1	0	HIGH	LOW	Single Ended to Differential	Inverting
Biased; NOTE 1	1	LOW	HIGH	Single Ended to Differential	Inverting

NOTE 1: Please refer to the Application Information, "Wiring the Differential Input to Accept Single Ended Levels".

LOW SKEW, 1-TO-5 DIFFERENTIAL-TO-2.5V/3.3V LVPECL FANOUT BUFFER

ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V_{CCx} 4.6V

 $\begin{array}{lll} \text{Inputs, V}_{\text{I}} & -0.5\text{V to V}_{\text{CC}} + 0.5\text{V} \\ \text{Outputs, V}_{\text{O}} & -0.5\text{V to V}_{\text{CC}} + 0.5\text{V} \\ \text{Package Thermal Impedance, } \theta_{\text{JA}} & 73.2^{\circ}\text{C/W (0 Ifpm)} \\ \text{Storage Temperature, T}_{\text{STG}} & -65^{\circ}\text{C to } 150^{\circ}\text{C} \\ \end{array}$

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 4A. Power Supply Characteristics, $V_{CC} = 2.375V$ to 3.8V, $V_{EE} = 0V$, Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{cc}	Power Supply Voltage		2.375	3.3	3.8	V
I _{EE}	Power Supply Current			55		mA

Table 4B. LVCMOS / LVTTL Characteristics, $V_{CC} = 2.375 V$ to 3.8V, $V_{FF} = 0 V$, Ta = -40°C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
\/	Input High Voltage	nCLK_EN, CLK_SEL		2		V _{cc} + 0.3	V
V _{IH}	Imput riigh voitage	CLK1		2		V _{cc} + 0.3	V
\/	Input Low Voltage	nCLK_EN, CLK_SEL		-0.3		0.8	V
V _{IL}	Input Low Voltage	CLK1		-0.3		1.3	V
I _{IH}	Input High Current	CLK1, CLK_SEL, nCLK_EN	$V_{IN} = V_{CC} = 3.8V$			150	μA
I _{IL}	Input Low Current	CLK1, CLK_SEL, nCLK_EN	$V_{CC} = 3.8V, V_{IN} = 0V$	-5			μA

Table 4C. Differential DC Characteristics, $V_{CC} = 2.375V$ to 3.8V, $V_{EE} = 0V$, Ta = -40°C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
,	Input High Current	nCLK0	$V_{CC} = V_{IN} = 3.8V$			5	μA
I _{IH}	Imput High Current	CLK0	$V_{CC} = V_{IN} = 3.8V$			150	μΑ
,	Input Low Current	nCLK0	$V_{CC} = 3.8V, V_{IN} = 0V$	-150			μA
' _{IL}	Input Low Current	CLK0	$V_{CC} = 3.8V, V_{IN} = 0V$	-5			μA
V _{PP}	Peak-to-Peak Input	Voltage		0.15		1.3	V
V _{CMR}	Common Mode Inpu NOTE 1, 2	ut Voltage;		0.5		V _{CC} - 0.85	V

NOTE 1: For single ended applications the maximum input voltage for CLK0, nCLK0 is V_{CC} + 0.3V.

NOTE 2: Common mode voltage is defined as $V_{\rm IH}$.

Table 4D. LVPECL DC Characteristics, $V_{CC} = 2.375 V$ to 3.8 V, $V_{EE} = 0 V$, Ta = -40°C to $85 ^{\circ}$ C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{OH}	Output High Voltage; NOTE 1		V _{cc} - 1.4		V _{cc} - 1.0	V
V _{OL}	Output Low Voltage; NOTE 1		V _{cc} - 2.0		V _{cc} - 1.7	V
V _{SWING}	Peak-to-Peak Output Voltage Swing		0.6		1.0	V

NOTE 1: Outputs terminated with 50Ω to $\rm V_{\rm cc}$ - 2V.

Table 5. AC Characteristics, $V_{CC} = 2.375V$ to 3.8V, $V_{FF} = 0V$, Ta = -40°C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
f _{MAX}	Output Frequency					650	MHz
tp _{LH}	Propagation Delay, CLK0, nCLK0; NOTE 1		<i>f</i> ≤ 650MHz	1.0		2.1	ns
, ru	Low to High	CLK1; NOTE 2	<i>f</i> ≤ 250MHz	1.0		2.1	ns
tsk(o)	Output Skew; NOTE 3, 5					50	ps
tsk(pp)	Part-to-Part Skew; NC	TE 4, 5				400	ps
t _R	Output Rise Time		20% to 80% @ 50MHz	200		700	ps
t _F	Output Fall Time		20% to 80% @ 50MHz	200		700	ps
odo	Output Duty Cycle	CLK0, nCLK0	<i>f</i> ≤ 650MHz	45		55	%
odc	Output Duty Cycle	CLK1	<i>f</i> ≤ 250MHz	45		55	%

All parameters measured at 250MHz unless noted otherwise.

The cycle-to-cycle jitter on the input will equal the jitter on the output. The part does not add jitter

NOTE 1: Measured from the differential input crossing point to the differential output crossing point.

NOTE 2: Measured from V_{cc}/2 input crossing point to the differential output crossing point.


NOTE 3: Defined as skew between outputs at the same supply voltage and with equal load conditions.


Measured at the output differential cross points.


NOTE 4: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at the differential cross points.


NOTE 5: This parameter is defined in accordance with JEDEC Standard 65.


PARAMETER MEASUREMENT INFORMATION


















APPLICATION INFORMATION WIRING THE DIFFERENTIAL INPUT TO ACCEPT SINGLE ENDED LEVELS

Figure 2 shows how the differential input can be wired to accept single ended levels. The reference voltage $V_REF \simeq V_{CC}/2$ is generated by the bias resistors R1, R2 and C1. This bias circuit should be located as close as possible to the input pin. The ratio of R1 and R2 might need to be adjusted to position the V_REF in the center of the input voltage swing. For example, if the input clock swing is only 2.5V and $V_{CC} = 3.3V$, V_REF should be 1.25V and R2/R1 = 0.609.



TERMINATION FOR LVPECL OUTPUTS

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

FOUT and nFOUT are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive




FIGURE 3A - LVPECL OUTPUT TERMINATION

 50Ω transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. Figures 3A and 3B show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.




FIGURE 3B - LVPECL OUTPUT TERMINATION

Power Considerations

This section provides information on power dissipation and junction temperature for the ICS85314-01. Equations and example calculations are also provided.

1. Power Dissipation.

The total power dissipation for the ICS85314-01 is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for $V_{CC} = 3.8V$, which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)_{MAX} = V_{CC MAX} * I_{EE MAX} = 3.8V * 55mA = 209mW
- Power (outputs)_{MAX} = 30.2mW/Loaded Output pair
 If all outputs are loaded, the total power is 5 * 30.2mW = 151mW

Total Power _{MAX} (3.465V, with all outputs switching) = 209mW + 151mW = **360mW**

2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for HiPerClockS TM devices is 125 $^{\circ}$ C.

The equation for Tj is as follows: $Tj = \theta_{JA} * Pd_total + T_A$

Tj = Junction Temperature

 θ_{14} = Junction-to-Ambient Thermal Resistance

Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)

 $T_A = Ambient Temperature$

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θ_{JA} must be used . Assuming a moderate air flow of 200 linear feet per minute and a multi-layer board, the appropriate value is 66.6° C/W per Table 6A below.

Therefore, Tj for an ambient temperature of 85° C with all outputs switching is: 85° C + 0.360W * 66.6° C/W = 109° C. This is well below the limit of 125° C

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (single layer or multi-layer).

Table 6A. Thermal Resistance θ_{JA} for 20-pin TSSOP, Forced Convection


$\theta_{\sf JA}$ by Velocity (Linear Feet per Minute)					
	0	200	500		
Single-Layer PCB, JEDEC Standard Test Boards	114.5°C/W	98.0°C/W	88.0°C/W		
Multi-Layer PCB, JEDEC Standard Test Boards	73.2°C/W	66.6°C/W	63.5°C/W		
NOTE: Most modern PCB designs use multi-layered be	oards. The data in th	e second row perta	ains to most designs.		

Table 6B. Thermal Resistance θ_{JA} for 20-pin SOIC, Forced Convection

θ _{JA} by Velocity (Lin	near Feet per N	linute)	
Circle Leves DOD, IEDEO Oten deed Test Deeple	0	200	500
Single-Layer PCB, JEDEC Standard Test Boards Multi-Layer PCB, JEDEC Standard Test Boards	83.2°C/W 46.2°C/W	65.7°C/W 39.7°C/W	57.5°C/W 36.8°C/W
NOTE: Most modern PCB designs use multi-layered bo		30 3 /1	

3. Calculations and Equations.

LVPECL output driver circuit and termination are shown in Figure 4.



To calculate worst case power dissipation into the load, use the following equations which assume a 50Ω load, and a termination voltage of V_{CC} - 2V.

• For logic high,
$$V_{OUT} = V_{OH_MAX} = V_{CC_MAX} - 1.0V$$

$$(V_{CC_MAX} - V_{OH_MAX}) = 1.0V$$

• For logic low,
$$V_{OUT} = V_{OL_MAX} = V_{CC_MAX} - 1.7V$$

$$(V_{CC_MAX} - V_{OL_MAX}) = 1.7V$$

Pd_H is power dissipation when the output drives high. Pd_L is the power dissipation when the output drives low.

$$Pd_{-}H = [(V_{OH_MAX} - (V_{CC_MAX} - 2V))/R_{_{L}}] * (V_{CC_MAX} - V_{OH_MAX}) = [(2V - (V_{CC_MAX} - V_{OH_MAX}))/R_{_{L}}] * (V_{CC_MAX} - V_{OH_MAX}) = [(2V - 1V)/50\Omega] * 1V = 20.0mW$$

$$Pd_L = [(V_{\text{OL_MAX}} - (V_{\text{CC_MAX}} - 2V))/R_{\text{L}}] * (V_{\text{CC_MAX}} - V_{\text{OL_MAX}}) = [(2V - (V_{\text{CC_MAX}} - V_{\text{OL_MAX}}))/R_{\text{L}}] * (V_{\text{CC_MAX}} - V_{\text{OL_MAX}}) = [(2V - 1.7V)/50\Omega] * 1.7V = \textbf{10.2mW}$$

Total Power Dissipation per output pair = Pd_H + Pd_L = 30.2mW

RELIABILITY INFORMATION

Table 7A. $\theta_{_{JA}} \text{vs. Air Flow Table for TSSOP}$

$\boldsymbol{\theta}_{_{\boldsymbol{J}\boldsymbol{A}}}$ by Velocity (Linear Feet per Minute)

0200500Single-Layer PCB, JEDEC Standard Test Boards114.5°C/W98.0°C/W88.0°C/WMulti-Layer PCB, JEDEC Standard Test Boards73.2°C/W66.6°C/W63.5°C/W

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

Table 7B. $\theta_{_{\mathrm{IA}}} \text{vs. Air Flow Table for SOIC}$

$\boldsymbol{\theta}_{_{\boldsymbol{\mathsf{JA}}}}$ by Velocity (Linear Feet per Minute)

0200500Single-Layer PCB, JEDEC Standard Test Boards83.2°C/W65.7°C/W57.5°C/WMulti-Layer PCB, JEDEC Standard Test Boards46.2°C/W39.7°C/W36.8°C/W

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

TRANSISTOR COUNT

The transistor count for ICS85314-01 is: 674

PACKAGE OUTLINE - G SUFFIX





TABLE 8A. PACKAGE DIMENSIONS

SYMBOL	Millimeters			
STWBOL	Minimum	Maximum		
N	2	0		
A		1.20		
A1	0.05	0.15		
A2	0.80	1.05		
b	0.19	0.30		
С	0.09	0.20		
D	6.40	6.60		
E	6.40 E	BASIC		
E1	4.30	4.50		
е	0.65 E	BASIC		
L	0.45	0.75		
α	0°	8°		
aaa		0.10		

Reference Document: JEDEC Publication 95, MO-153

PACKAGE OUTLINE - M SUFFIX






TABLE 8B. PACKAGE DIMENSIONS

SYMBOL	Millimeters		
	Minimum	Maximum	
N	20		
А		2.65	
A1	0.10		
A2	2.05	2.55	
В	0.33	0.51	
С	0.18	0.32	
D	12.60	13.00	
E	7.40	7.60	
е	1.27 BASIC		
Н	10.00	10.65	
h	0.25	0.75	
L	0.40	1.27	
α	0°	8°	

Reference Document: JEDEC Publication 95, MS-013, MO-119

LOW SKEW, 1-TO-5 DIFFERENTIAL-TO-2.5V/3.3V LVPECL FANOUT BUFFER

Table 9. Ordering Information

Part/Order Number	Marking	Package	Count	Temperature
ICS85314AG-01	ICS85314AG01	20 lead TSSOP	72 per tube	-40°C to 85°C
ICS85314AG-01T	ICS85314AG01	20 lead TSSOP on Tape and Reel	2500	-40°C to 85°C
ICS85314AM-01	ICS85314AM01	20 lead SOIC	38 per tube	-40°C to 85°C
ICS85314AM-01T	ICS85314AM01	20 lead SOIC on Tape and Reel	1000	-40°C to 85°C

While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems, Incorporated (ICS) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial and industrial applications. Any other applications such as those requiring high reliability, or other extraordinary environmental requirements are not recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for use in life support devices or critical medical instruments.

Innovate with IDT and accelerate your future networks. Contact:

www.IDT.com

For Sales

800-345-7015 408-284-8200 Fax: 408-284-2775

For Tech Support

clockhelp@idt.com 408-284-8200

Corporate Headquarters

Integrated Device Technology, Inc. 6024 Silver Creek Valley Road San Jose, CA 95138 United States 800 345 7015 +408 284 8200 (outside U.S.)

Asia Pacific and Japan

Integrated Device Technology Singapore (1997) Pte. Ltd. Reg. No. 199707558G 435 Orchard Road #20-03 Wisma Atria Singapore 238877 +65 6 887 5505

Europe

IDT Europe, Limited Prime House Barnett Wood Lane Leatherhead, Surrey United Kingdom KT22 7DE +44 1372 363 339

