





Product Preview


Octal Transceiver/Register with 3-State Outputs (Inverting)

The MC74AC648 consists of registered bus transceiver circuits, with outputs, D-type flip-flops and control circuitry providing multiplexed transmission of data directly from the input bus or from the internal storage registers. Data on the A or B bus will be loaded into the respective registers on the LOW-to-HIGH transition of the appropriate clock pin (CAB or CBA). The four fundamental data handling functions available are illustrated in the following figures.



- Independent Registers for A and B Buses
- Multiplexed Real-Time and Stored Data Transfers
- Choice of True and Inverting Data Paths
- 3-State Outputs
- 300 mil Slim Dual In-Line Package
- Outputs Source/Sink 24 mA

LOGIC SYMBOL





PIN NAMES

- A₀-A₇ Data Register Inputs
- B₀-B₇ Data Register A Outputs
- CAB, CBA Clock Pulse Inputs
- SAB, SBA Transmit/Receive Inputs
- DIR, \bar{G} Output Enable Inputs

MC74AC648

OCTAL
TRANSCIVER/REGISTER
WITH 3-STATE OUTPUTS
(INVERTING)



MC74AC648


FUNCTION TABLE

\bar{G}		Inputs				Data I/O*		Operation or Function
		DIR	CAB	CBA	SAB	SBA	A ₀ -A ₇	
H	X	H or L	H or L	X	X	Input	Input	Isolation Store A and B Data
H	X	\downarrow	\downarrow	X	X			
L	L	X	X	X	L	Output	Input	Real Time \bar{B} Data to A Bus Stored \bar{B} Data to A Bus
L	L	X	X	X	H			
L	H	X	X	L	X	Input	Output	Real Time \bar{A} Data to B Bus Stored \bar{A} Data to B Bus
L	H	H or L	X	H	X			

*The data output functions may be enabled or disabled by various signals at the G and DIR inputs. Data input functions are always enabled; i.e., data at the bus pins will be stored on every LOW-to-HIGH transition of the appropriate clock inputs.

H = HIGH Voltage Level
 L = LOW Voltage Level
 X = Immaterial
 \downarrow = LOW-to-HIGH Transition

LOGIC DIAGRAM



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

MC74AC648

DC CHARACTERISTICS (unless otherwise specified)

Symbol	Parameter	Value	Units	Test Conditions
I _{CC}	Maximum Quiescent Supply Current	80	μA	V _{IN} = V _{CC} or Ground, V _{CC} = 5.5 V, T _A = Worst Case
I _{CC}	Maximum Quiescent Supply Current	8.0	μA	V _{IN} = V _{CC} or Ground, V _{CC} = 5.5 V, T _A = 25°C

AC CHARACTERISTICS (For Figures and Waveforms — See Section 3)

Symbol	Parameter	V _{CC} * (V)	74AC			74AC		Units	Fig. No.
			T _A = +25°C C _L = 50 pF			T _A = -40°C to +85°C C _L = 50 pF			
			Min	Typ	Max	Min	Max		
t _{PLH}	Propagation Delay Clock to Bus	3.3 5.0	1.0 1.0	10 7.0	15.5 11	1.0 1.0	17 12	ns	3-6
t _{PHL}	Propagation Delay Clock to Bus	3.3 5.0	1.0 1.0	8.5 6.0	13.5 10.5	1.0 1.0	14.5 11.5	ns	3-6
t _{PLH}	Propagation Delay Bus to Bus	3.3 5.0	1.0 1.0	6.0 4.0	10 7.0	1.0 1.0	11 7.5	ns	3-5
t _{PHL}	Propagation Delay Bus to Bus	3.3 5.0	1.0 1.0	5.5 3.5	9.0 7.5	1.0 1.0	10 8.0	ns	3-5
t _{PLH}	Propagation Delay SBA or SAB to A _n or B _n (w/A _n or B _n HIGH or LOW)	3.3 5.0	1.0 1.0	7.5 5.5	12.5 9.0	1.0 1.0	14 10	ns	3-6
t _{PHL}	Propagation Delay SBA or SAB to A _n or B _n (w/A _n or B _n HIGH or LOW)	3.3 5.0	1.0 1.0	7.5 5.5	12.5 9.5	1.0 1.0	14 10.5	ns	3-6
t _{PZH}	Enable Time G̅ to A _n or B _n	3.3 5.0	1.0 1.0	6.5 5.0	11 8.0	1.0 1.0	11.5 9.0	ns	3-7
t _{PZL}	Enable Time G̅ to A _n or B _n	3.3 5.0	1.0 1.0	7.0 5.0	11 8.0	1.0 1.0	12.5 9.0	ns	3-8
t _{PHZ}	Disable Time G̅ to A _n or B _n	3.3 5.0	1.0 1.0	7.5 6.0	12 10	1.0 1.0	13 11	ns	3-7
t _{PLZ}	Disable Time G̅ to A _n or B _n	3.3 5.0	1.0 1.0	7.0 5.5	11.5 9.0	1.0 1.0	12.5 10	ns	3-8

*Voltage Range 3.3 is 3.3 V ± 0.3 V
Voltage Range 5.0 is 5.0 V ± 0.5 V



MC74AC648

AC CHARACTERISTICS — continued (For Figures and Waveforms — See Section 3)

Symbol	Parameter	V _{CC} * (V)	74AC			74AC		Units	Fig. No.
			T _A = +25°C C _L = 50 pF			T _A = -40°C to +85°C C _L = 50 pF			
			Min	Typ	Max	Min	Max		
t _{PZH}	Enable Time DIR to A _n or B _n	3.3 5.0	1.0 1.0	6.0 4.5	12.5 9.5	1.0 1.0	14 10.5	ns	3-7
t _{PZL}	Enable Time DIR to A _n or B _n	3.3 5.0	1.0 1.0	6.5 4.5	13 9.0	1.0 1.0	14.5 10.5	ns	3-8
t _{PHZ}	Disable Time DIR to A _n or B _n	3.3 5.0	1.0 1.0	7.0 5.5	11.5 9.0	1.0 1.0	13.5 10	ns	3-7
t _{PLZ}	Disable Time DIR to A _n or B _n	3.3 5.0	1.0 1.0	7.0 5.0	13.5 9.5	1.0 1.0	15 10	ns	3-8

*Voltage Range 3.3 is 3.3 V ± 0.3 V
Voltage Range 5.0 is 5.0 V ± 0.5 V

AC OPERATING REQUIREMENTS

Symbol	Parameter	V _{CC} * (V)	74AC		74AC		Units	Fig. No.
			T _A = +25°C C _L = 50 pF		T _A = -40°C to +85°C C _L = 50 pF			
			Typ	Guaranteed Minimum				
t _s	Setup time, HIGH or LOW Bus to Clock	3.3 5.0	2.0 1.5	3.0 2.0	3.5 2.0	ns	3-9	
t _h	Hold Time, HIGH or LOW Bus to Clock	3.3 5.0	-1.5 -0.5	0 1.0	0 1.0	ns	3-9	
t _w	Clock Pulse Width HIGH or LOW	3.3 5.0	2.0 2.0	3.5 3.0	4.0 3.0	ns	3-6	

*Voltage Range 3.3 is 3.3 V ± 0.3 V
Voltage Range 5.0 is 5.0 V ± 0.5 V

CAPACITANCE

Symbol	Parameter	Value Typ	Units	Test Conditions
C _{IN}	Input Capacitance	4.5	pF	V _{CC} = 5.0 V
C _{I/O}	Input/Output Capacitance	15	pF	V _{CC} = 5.0 V
C _{PD}	Power Dissipation Capacitance	65	pF	V _{CC} = 5.0 V

5