

**SN54AHC16373, SN74AHC16373**  
**16-BIT TRANSPARENT D-TYPE LATCHES**  
**WITH 3-STATE OUTPUTS**

SCLS329 - MARCH 1996

- **Members of the Texas Instruments Widebus™ Family**
- **Operating Range 2-V to 5.5-V V<sub>CC</sub>**
- **EPIC™ (Enhanced-Performance Implanted CMOS) Process**
- **Distributed V<sub>CC</sub> and GND Pin Configuration Minimizes High-Speed Switching Noise**
- **Flow-Through Architecture Optimizes PCB Layout**
- **Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings**

#### description

The 'AHC16373 are 16-bit transparent D-type latches with 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

These devices can be used as two 8-bit latches or one 16-bit latch. When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the levels set up at the D inputs.

A buffered output-enable ( $\overline{OE}$ ) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components.

$\overline{OE}$  does not affect internal operations of the latch. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN74AHC16373 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN54AHC16373 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The SN74AHC16373 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

**SN54AHC16373... WD PACKAGE**  
**SN74AHC16373... DGG OR DL PACKAGE**  
**(TOP VIEW)**

1 $\overline{OE}$	1	48	1LE
1Q1	2	47	1D1
1Q2	3	46	1D2
GND	4	45	GND
1Q3	5	44	1D3
1Q4	6	43	1D4
V <sub>CC</sub>	7	42	V <sub>CC</sub>
1Q5	8	41	1D5
1Q6	9	40	1D6
GND	10	39	GND
1Q7	11	38	1D7
1Q8	12	37	1D8
2Q1	13	36	2D1
2Q2	14	35	2D2
GND	15	34	GND
2Q3	16	33	2D3
2Q4	17	32	2D4
V <sub>CC</sub>	18	31	V <sub>CC</sub>
2Q5	19	30	2D5
2Q6	20	29	2D6
GND	21	28	GND
2Q7	22	27	2D7
2Q8	23	26	2D8
2 $\overline{OE}$	24	25	2LE

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

Copyright © 1996, Texas Instruments Incorporated



POST OFFICE BOX 655303 • DALLAS, TEXAS 75285


**SN54AHC16373, SN74AHC16373  
16-BIT TRANSPARENT D-TYPE LATCHES  
WITH 3-STATE OUTPUTS**

SCLS329 - MARCH 1996

FUNCTION TABLE  
(each latch)

INPUTS			OUTPUT
$\bar{OE}$	LE	D	Q
L	H	H	H
L	H	L	L
L	L	X	Q0
H	X	X	Z

logic symbol†





† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

**SN54AHC16373, SN74AHC16373**  
**16-BIT TRANSPARENT D-TYPE LATCHES**  
**WITH 3-STATE OUTPUTS**

SCLS329 - MARCH 1996

**logic diagram (positive logic)**



**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>**

Supply voltage range, V <sub>CC</sub> .....	-0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1) .....	-0.5 V to 7 V
Output voltage range, V <sub>O</sub> (see Note 1) .....	-0.5 V to V <sub>CC</sub> + 0.5 V
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0 or V <sub>I</sub> > V <sub>CC</sub> ) .....	-20 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CC</sub> ) .....	±20 mA
Continuous output current, I <sub>O</sub> (V <sub>O</sub> = 0 to V <sub>CC</sub> ) .....	±25 mA
Continuous current through each V <sub>CC</sub> or GND .....	±75 mA
Maximum power dissipation at T <sub>A</sub> = 55°C (in still air) (see Note 2): DGG package .....	0.85 W
DL package .....	1.2 W
Storage temperature range, T <sub>stg</sub> .....	-65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.  
 2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.

**SN54AHC16373, SN74AHC16373**  
**16-BIT TRANSPARENT D-TYPE LATCHES**  
**WITH 3-STATE OUTPUTS**

SCLS329 - MARCH 1996

**recommended operating conditions (see Note 3)**

			SN54AHC16373		SN74AHC16373		UNIT
			MIN	MAX	MIN	MAX	
V <sub>CC</sub>	Supply voltage		2	5.5	2	5.5	V
V <sub>IH</sub>	High-level input voltage	V <sub>CC</sub> = 2 V	1.5	1.5			V
		V <sub>CC</sub> = 3 V	2.1	2.1			
		V <sub>CC</sub> = 5.5 V	3.85	3.85			
V <sub>IL</sub>	Low-level input voltage	V <sub>CC</sub> = 2 V	0.5	0.5			V
		V <sub>CC</sub> = 3 V	0.9	0.9			
		V <sub>CC</sub> = 5.5 V	1.65	1.65			
V <sub>I</sub>	Input voltage		0	5.5	0	5.5	V
V <sub>O</sub>	Output voltage		0	V <sub>CC</sub>	0	V <sub>CC</sub>	V
I <sub>OH</sub>	High-level output current	V <sub>CC</sub> = 2 V	-50	-50			μA
		V <sub>CC</sub> = 3.3 ± 0.3 V	-4	-4			mA
		V <sub>CC</sub> = 5 ± 0.5 V	-8	-8			mA
I <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 2 V	50	50			μA
		V <sub>CC</sub> = 3.3 ± 0.3 V	4	4			mA
		V <sub>CC</sub> = 5 ± 0.5 V	8	8			mA
Δt/Δv	Input transition rise or fall rate	V <sub>CC</sub> = 3.3 ± 0.3 V	100	100			ns/V
		V <sub>CC</sub> = 5 ± 0.5 V	20	20			ns/V
T <sub>A</sub>	Operating free-air temperature		-55	125	-40	85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	T <sub>A</sub> = 25°C			SN54AHC16373		SN74AHC16373		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
V <sub>OH</sub>	I <sub>OH</sub> = -50 μA	2 V	1.9		1.9	1.9		1.9		V
		3 V	2.9		2.9	2.9		2.9		
		4.5 V	4.4		4.4	4.4		4.4		
	I <sub>OH</sub> = -4 mA	3 V	2.58		2.48	2.48		2.48		
	I <sub>OH</sub> = -8 mA	4.5 V	3.94		3.8	3.8		3.8		
V <sub>OL</sub>	I <sub>OL</sub> = 50 μA	2 V		0.1		0.1		0.1		V
		3 V		0.1		0.1		0.1		
		4.5 V		0.1		0.1		0.1		
	I <sub>OL</sub> = 4 mA	3 V		0.36		0.5		0.44		
	I <sub>OL</sub> = 8 mA	4.5 V		0.36		0.5		0.44		
I <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V		±0.1		±1		±1		μA
I <sub>OZ</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND, V <sub>I</sub> = V <sub>IL</sub> or V <sub>IH</sub>	5.5 V		±0.25		±2.5		±2.5		μA
I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	5.5 V		4		40		40		μA
C <sub>i</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5 V	4	10					10	pF
C <sub>o</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	5 V	6							pF

† The parameter I<sub>OZ</sub> includes the input leakage current.

**PRODUCT PREVIEW**



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54AHC16373, SN74AHC16373  
16-BIT TRANSPARENT D-TYPE LATCHES  
WITH 3-STATE OUTPUTS

SCLS329 - MARCH 1996

**timing requirements over recommended operating free-air temperature range,  $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$  (unless otherwise noted) (see Figure 1)**

	$T_A = 25^\circ\text{C}$	SN54AHC16373		SN74AHC16373		UNIT
		MIN	MAX	MIN	MAX	
$t_w$	Pulse duration, $\overline{LE}$ high	5		5		ns
$t_{su}$	Setup time, data before $\overline{LE}\downarrow$	4		4		ns
$t_h$	Hold time, data after $\overline{LE}\downarrow$	1		1		ns

**timing requirements over recommended operating free-air temperature range,  $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$  (unless otherwise noted) (see Figure 1)**

	$T_A = 25^\circ\text{C}$	SN54AHC16373		SN74AHC16373		UNIT
		MIN	MAX	MIN	MAX	
$t_w$	Pulse duration, $\overline{LE}$ high	5		5		ns
$t_{su}$	Setup time, data before $\overline{LE}\downarrow$	4		4		ns
$t_h$	Hold time, data after $\overline{LE}\downarrow$	1		1		ns

**switching characteristics over recommended operating free-air temperature range,  $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$  (unless otherwise noted) (see Figure 1)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	$T_A = 25^\circ\text{C}$			UNIT	
				MIN	TYP	MAX		
$t_{PLH^*}$	D	Q	$C_L = 15 \text{ pF}$	7.3	11.4	1	13.5	ns
$t_{PHL^*}$				7.3	11.4	1	13.5	
$t_{PLH^*}$	$\overline{LE}$	Q	$C_L = 15 \text{ pF}$	7	11	1	13	ns
$t_{PHL^*}$				7	11	1	13	
$t_{PZH^*}$	$\overline{OE}$	Q	$C_L = 15 \text{ pF}$	7.3	11.4	1	13.5	ns
$t_{PZL^*}$				7.3	11.4	1	13.5	
$t_{PHZ^*}$	$\overline{OE}$	Q	$C_L = 15 \text{ pF}$	7	10	1	12	ns
$t_{PLZ^*}$				7	10	1	12	
$t_{PLH}$	D	Q	$C_L = 50 \text{ pF}$	9.8	14.9	1	17	ns
$t_{PHL}$				9.8	14.9	1	17	
$t_{PLH}$	$\overline{LE}$	Q	$C_L = 50 \text{ pF}$	9.5	14.5	1	16.5	ns
$t_{PHL}$				9.5	14.5	1	16.5	
$t_{PZH}$	$\overline{OE}$	Q	$C_L = 50 \text{ pF}$	9.8	14.9	1	17	ns
$t_{PZL}$				9.8	14.9	1	17	
$t_{PHZ}$	$\overline{OE}$	Q	$C_L = 50 \text{ pF}$	9.5	13.2	1	15	ns
$t_{PLZ}$				9.5	13.2	1	15	

\* On products compliant to MIL-PRF-38535, this parameter is ensured but not production tested.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**SN54AHC16373, SN74AHC16373**  
**16-BIT TRANSPARENT D-TYPE LATCHES**  
**WITH 3-STATE OUTPUTS**

SCLS329 - MARCH 1986

switching characteristics over recommended operating free-air temperature range,  
 $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$  (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	$T_A = 25^\circ\text{C}$			SN54AHC16373		SN74AHC16373		UNIT	
				MIN	TYP	MAX	MIN	MAX	MIN	MAX		
$t_{PLH}^*$	D	Q	$C_L = 15 \text{ pF}$	5	7.2	1	8.5	1	8.5	1	8.5	ns
$t_{PHL}^*$				5	7.2	1	8.5	1	8.5	1	8.5	
$t_{PLH}^*$	LE	Q	$C_L = 15 \text{ pF}$	4.9	7.2	1	8.5	1	8.5	1	8.5	ns
$t_{PHL}^*$				4.9	7.2	1	8.5	1	8.5	1	8.5	
$t_{PZH}^*$	$\overline{OE}$	Q	$C_L = 15 \text{ pF}$	6.5	8.1	1	9.5	1	9.5	1	9.5	ns
$t_{PZL}^*$				5.5	8.1	1	9.5	1	9.5	1	9.5	
$t_{PHZ}^*$	$\overline{OE}$	Q	$C_L = 15 \text{ pF}$	5	7.2	1	8.5	1	8.5	1	8.5	ns
$t_{PLZ}^*$				5	7.2	1	8.5	1	8.5	1	8.5	
$t_{PLH}$	D	Q	$C_L = 50 \text{ pF}$	6.5	9.2	1	10.5	1	10.5	1	10.5	ns
$t_{PHL}$				6.5	9.2	1	10.5	1	10.5	1	10.5	
$t_{PLH}$	LE	Q	$C_L = 50 \text{ pF}$	6.4	9.2	1	10.5	1	10.5	1	10.5	ns
$t_{PHL}$				6.4	9.2	1	10.5	1	10.5	1	10.5	
$t_{PZH}$	$\overline{OE}$	Q	$C_L = 50 \text{ pF}$	7	10.1	1	11.5	1	11.5	1	11.5	ns
$t_{PZL}$				7	10.1	1	11.5	1	11.5	1	11.5	
$t_{PHZ}$	$\overline{OE}$	Q	$C_L = 50 \text{ pF}$	6.5	9.2	1	10.5	1	10.5	1	10.5	ns
$t_{PLZ}$				6.5	9.2	1	10.5	1	10.5	1	10.5	

\* On products compliant to MIL-PRF-38535, this parameter is ensured but not production tested.

**output-skew characteristics,  $C_L = 50 \text{ pF}$  (see Note 4)**

PARAMETER	$V_{CC}$	SN74AHC16373				UNIT	
		$T_A = 25^\circ\text{C}$		MIN	MAX		
		MIN	MAX				
$t_{sk(o)}$ Output skew		3.3 V $\pm 0.3$ V		1.5	1.5	ns	
		5 V $\pm 0.5$ V		1	1		

NOTE 4: Characteristics are determined during product characterization and ensured by design.

**noise characteristics,  $V_{CC} = 5 \text{ V}$ ,  $C_L = 50 \text{ pF}$ ,  $T_A = 25^\circ\text{C}$  (see Note 5)**

PARAMETER	$V_{CC}$	SN74AHC16373			UNIT
		MIN	TYP	MAX	
$V_{OL(P)}$ Quiet output, maximum dynamic $V_{OL}$				0.8	V
$V_{OL(V)}$ Quiet output, minimum dynamic $V_{OL}$				-0.8	V
$V_{OH(V)}$ Quiet output, minimum dynamic $V_{OH}$				4.1	V
$V_{IH(D)}$ High-level dynamic input voltage				3.5	V
$V_{IL(D)}$ Low-level dynamic input voltage				1.5	V

NOTE 5: Characteristics are determined during product characterization and ensured by design for surface-mount packages only.

**operating characteristics,  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$**


PARAMETER	TEST CONDITIONS	TYP	UNIT
$C_{pd}$ Power dissipation capacitance	No load, $f = 1 \text{ MHz}$	18	pF







POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54AHC16373, SN74AHC16373  
 16-BIT TRANSPARENT D-TYPE LATCHES  
 WITH 3-STATE OUTPUTS  
 SCLS329 - MARCH 1996

**PARAMETER MEASUREMENT INFORMATION**



TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	V <sub>CC</sub>
$t_{PHZ}/t_{PZH}$	GND



- NOTES:
- A.  $C_L$  includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50 \Omega$ ,  $t_r = 3$  ns,  $t_f = 3$  ns.
  - D. The outputs are measured one at a time with one input transition per measurement.

**Figure 1. Load Circuit and Voltage Waveforms**