
								F	REVISI	IONS										
LTR	DESCRIPTION						DATE (YR-MO-DA)			APPROVED										
Α	Chan	ges in a	accorda	ance wi	th NOF	R 5962-	-R086-9	97 JE	3					96-1	1-19		Monica L. Poelking			
В	Chan	ges in a	accorda	ance wi	th NOF	R 5962-	-R364-9	97 CI	FS					97-0	6-19		М	onica L	Poelk	ing
С	Upda		oilerpla							section 5. Edito		anges		07-0	)4-25		Thomas M. Hess			
D	To correct switching waveforms input/output test limits to figure 4. Add test equivalent circuits and footnote 5 to figure 4. Delete class M requirements throughout.—MAA								13-0	)1-25		Т	Thomas M. Hess							
 REV	T																			
REV SHEET																				
SHEET	D	D	D	D	D	D	D													
SHEET	D 15	D 16	D 17	D 18	D 19	D 20	D 21													
SHEET REV SHEET REV STATUS								D	D	D	D	D	D	D	D	D	D	D	D	
SHEET REV SHEET REV STATUS				18	19		21	D 2	D 3	D 4	D 5	D 6	D 7	D 8	D 9	D 10	D 11	D 12	D 13	1
SHEET REV SHEET REV STATUS DF SHEETS				18 REV SHEI	19 ET	20 BY	21 D	2		<del></del>		6	7	8	9	10	11	12		1
SHEET REV SHEET REV STATUS DF SHEETS PMIC N/A	15	16		18 REV SHEI	19 ET PARED	20 BY hanh V	21 D	2		<del></del>		6	7 DLA I	8 LAND	9 AND OHIO	10 MAR O 432	11 RITIMI 218-39	12 E	13	1
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STA	15	16 RD	17	18 REV SHEI	19 ET PARED TI	20 BY hanh V	21 D	2 en		<del></del>		6	7 DLA I	8 LAND	9 AND OHIO	10 MAF	11 RITIMI 218-39	12 E	13	1
SHEET REV SHEET REV STATUS DF SHEETS PMIC N/A STA MICRO	15	16	17	18 REV SHEI	19 PARED TO THE TOTAL PROVED BY THE PROVED B	BY hanh V	21 D 1 Nguyo	2 en		4 MIC	5 ROCI	6 CC http:	7 DLA I DLUM I//www	8 LAND IBUS, w.land	9 AND dand	10  MAR  O 432  mariti	11 RITIMI 218-33 me.d	E 990 la.mil	13	1
SHEET REV SHEET REV STATUS DF SHEETS PMIC N/A STA MICRO	NDAI DCIRO AWIN	RD CUIT	17	18 REV SHEI PREF	19 ET PARED TI CKED E TI ROVED	BY hanh V BY pnica L	21 D 1 . Nguya	2 en en		4 MICI ADV	5 ROCI	6 CC http:	7 DLA I DLUM //www	8 LANDIBUS, w.land	9 AND, OHIO	10  MAR  D 432  mariti  DIATIO	11  RITIMI 218-39  Ime.d  ON HAR/LINE	12 E 990 la.mil	13 NED,	1
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A  STA MICRO DRA  THIS DRAWI FOR USE BY A AND AGE	NDAI OCIRO AWIN NG IS A	RD CUIT IG	17  BLE ENTS	18 REV SHEI PREF	19 ET PARED TI CKED E TI ROVED	BY hanh VBY Donica L	21 D 1 Nguyo	2 en en		4 MICI ADW	5 ROCI ANCI H THI	6 CC http:	7 DLA I DLUM I//www T, DIC MOS, STATI	8  LAND IBUS, w.land OCT/ E OUT	9 AND	10  MAR  O 432  mariti  DIATIO  JFFEF S, TT	11  RITIMI 218-39  Ime.d  ON HAR/LINE	12 E 990 la.mil	13 NED,	1
SHEET REV SHEET REV STATUS DF SHEETS PMIC N/A  STA MICRO DRA  THIS DRAWI FOR USE BY A	NDAI OCIRO AWIN NG IS A	RD CUIT IG	17  BLE ENTS	18 REV SHEI PREF CHEC	19 ET PARED TI CKED E TI ROVED	BY hanh V BY hanh V APPRO 96-0	21 D 1 Nguya Nguya Poelk	2 en en		MICI ADV WITI	5 ROCI ANCI H THI	CC http: RCUI ED CM REE-S	7 DLA I DLUM I//www T, DIC MOS, STATI	BITAL OCT/ E OUT	9 AND	10  MAF  D 432  Mariti  DIATIO  JFFEF  S, TT	218-39 ime.d	12 E 990 la.mil	NED, VER	1

## 1. SCOPE

- 1.1 <u>Scope</u>. This drawing documents two product assurance class levels consisting of high reliability (device class Q) and space application (device class V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels is reflected in the PIN.
  - 1.2 PIN. The PIN is as shown in the following example:



- 1.2.1 RHA designator. Device classes Q and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.
  - 1.2.2 <u>Device type(s)</u>. The device type(s) identify the circuit function as follows:

Device type	Generic number	Circuit function
01	54ACTS244	Radiation hardened, octal buffer/line driver with three-state outputs. TTL compatible inputs

1.2.3 <u>Device class designator</u>. The device class designator is a single letter identifying the product assurance level as follows:

<u>Device class</u> <u>Device requirements documentation</u>

Q or V Certification and qualification to MIL-PRF-38535

1.2.4 Case outline(s). The case outline(s) are as designated in MIL-STD-1835 and as follows:

Outline letter	tline letter Descriptive designator		Package style
R	GDIP1-T20 or CDIP2-T20	20	Dual-in-line
Χ	CDFP4-F20	20	Flat pack

1.2.5 Lead finish. The lead finish is as specified in MIL-PRF-38535 for device classes Q and V.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96571
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL D	SHEET 2

## 1.3 Absolute maximum ratings. 1/ 2/ 3/ Supply voltage range (V<sub>DD</sub>).....-0.3 V dc to +7.0 V dc DC input voltage range (V<sub>IN</sub>) ...... -0.3 V dc to V<sub>DD</sub> + 0.3 V dc DC output voltage range (V<sub>OUT</sub>) ...... -0.3 V dc to V<sub>DD</sub> + 0.3 V dc DC input current, any one input (I<sub>IN</sub>)......±10 mA Storage temperature range (T<sub>STG</sub>) ......-65°C to +150°C Lead temperature (soldering, 5 seconds) ......+300°C Junction temperature (T<sub>J</sub>) ......+175°C 1.4 Recommended operating conditions. 2/ 3/ Maximum input rise or fall time at $V_{DD} = 4.5 \text{ V} (t_r, t_f)$ 1 ns/V 4/ 1.5 Radiation features. 5/ Single event phenomenon (SEP): No SEU occurs at effective LET (see 4.4.4.4)......≤ 80 MeV/(mg/cm²) 6/ 6/ Dose rate upset (20 ns pulse).....≥ 1 x 10<sup>9</sup> rads (Si)/s

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96571
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL D	SHEET 3

<sup>1/</sup> Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.

<sup>2/</sup> Unless otherwise specified, all voltages are referenced to Vss.

The limits for the parameters specified herein shall apply over the full specified V<sub>DD</sub> range and case temperature range of -55°C to +125°C unless otherwise specified.

<sup>4/</sup> Derate system propagation delays by difference in rise time to switch point for t<sub>f</sub> or t<sub>f</sub> > 1 ns/V.

<sup>5/</sup> Radiation testing is performed on the standard evaluation circuit.

Limits are guaranteed by design or process but not production tested unless specified by the customer through the purchase order or contract.

### 2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

### DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

### DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883 - Test Method Standard Microcircuits.

MIL-STD-1835 - Interface Standard Electronic Component Case Outlines.

### DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings.

MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online at <a href="https://assist.dla.mil/quicksearch/">https://assist.dla.mil/quicksearch/</a> or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 <u>Non-Government publications</u>. The following document(s) form a part of this document to the extent specified herein. Unless otherwise specified, the issues of the documents are the issues of the documents cited in the solicitation or contract.

## ASTM INTERNATIONAL (ASTM)

ASTM F1192 - Standard Guide for the Measurement of Single Event Phenomena (SEP) Induced by Heavy Ion Irradiation of Semiconductor Devices.

(Copies of these documents are available online at <a href="http://www.astm.org">http://www.astm.org</a> or from: ASTM International, 100 Barr Harbor Drive, P.O. Box C700, West Conshohocken, PA 19428-2959.)

2.3 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

### 3. REQUIREMENTS

- 3.1 <u>Item requirements</u>. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein.
  - 3.1.1 Microcircuit die. For the requirements of microcircuit die, see appendix A to this document.
- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V or MIL-PRF-38535, appendix A and herein for device class M.
  - 3.2.1 Case outlines. The case outlines shall be in accordance with 1.2.4 herein.
  - 3.2.2 Terminal connections. The terminal connections shall be as specified on figure 1.
  - 3.2.3 <u>Truth table</u>. The truth table shall be as specified on figure 2.
  - 3.2.4 Logic diagram. The logic diagram shall be as specified on figure 3.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96571
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		D	4

- 3.2.5 Switching waveforms and test circuit. The switching waveforms and test circuit shall be as specified on figure 4.
- 3.2.6 <u>Radiation exposure circuit</u>. The radiation exposure circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing and acquiring activity upon request.
- 3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and post irradiation parameter limits are as specified in table IA and shall apply over the full case operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table IIA. The electrical tests for each subgroup are defined in table IA.
- 3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535.
- 3.5.1 <u>Certification/compliance mark</u>. The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-PRF-38535.
- 3.6 <u>Certificate of compliance</u>. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). The certificate of compliance submitted to DLA Land and Maritime-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes Q and V.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 shall be provided with each lot of microcircuits delivered to this drawing.

STANDARD							
MICROCIRCUIT DRAWING							
DLA LAND AND MARITIME							
COLLIMBUS OHIO 43218-3000							

SIZE A		5962-96571
	REVISION LEVEL D	SHEET 5

		TAB	BLE IA. Electrical performanc	e characte	eristics.				
Test	Symbol	Symbol Test conditions $\underline{1}/$ -55°C $\leq$ T <sub>C</sub> $\leq$ +125°C		Device type	$V_{DD}$	Group A subgroups	Limits 2/		Unit
r			ess otherwise specified	31			Min	Max	<u></u>
High level input	V <sub>IH</sub>			All	4.5 V	1, 2, 3	2.25		V
voltage			M, D, P, L, R, F, G, H <u>3</u> /	All		1	2.25		]
		_		All	5.5 V	1, 2, 3	2.75		]
			M, D, P, L, R, F, G, H <u>3</u> /	All		1	2.75		
Low level input	V <sub>IL</sub>	Γ .		All	4.5 V	1, 2, 3		0.8	V
voltage			M, D, P, L, R, F, G, H <u>3</u> /	All		1		0.8	]
				All	5.5 V	1, 2, 3		0.8	]
			M, D, P, L, R, F, G, H <u>3</u> /	All		1		0.8	l
High level output voltage	V <sub>OH</sub>		uts affecting output st, $V_{IN} = V_{DD}$ or $V_{SS}$	All	4.5 V	1, 2, 3	3.15		V
			M, D, P, L, R, F, G, H <u>3</u> /	All		1	3.15		l
Low level output voltage	V <sub>OL</sub>	For all inputs affecting output under test, $V_{IN} = V_{DD}$ or $V_{SS}$ $I_{OL} = 12.0$ mA		All	4.5 V	1, 2, 3		0.4	V
			M, D, P, L, R, F, G, H <u>3</u> /	All		1		0.4	]
Input current high	I <sub>IH</sub>	For input u	under test, $V_{IN} = V_{DD}$ er inputs, $V_{IN} = V_{DD}$ or $V_{SS}$	All	5.5 V	1, 2, 3		+1.0	μА
			M, D, P, L, R, F, G, H <u>3</u> /	All	!	1		+1.0	İ
Input current low	I <sub>IL</sub>		under test, $V_{IN} = V_{SS}$ er inputs, $V_{IN} = V_{DD}$ or $V_{SS}$	All	5.5 V	1, 2, 3		-1.0	μА
			M, D, P, L, R, F, G, H <u>3</u> /	All	!	1		-1.0	l
Output current (source)	I <sub>OH</sub> 4/	For output $V_{OUT} = V_{D}$ $V_{IN} = V_{DD}$ o		All	4.5 V and 5.5 V	1, 2, 3	-12.0		mA
			M, D, P, L, R, F, G, H <u>3</u> /	All		1	-12.0		
Output current (sink)	I <sub>OL</sub> <u>4</u> /	For output $V_{IN} = V_{DD}$ o	t under test, $V_{OUT} = 0.4 \text{ V}$ or $V_{SS}$	All	4.5 V and	1, 2, 3	12.0		mA
			M, D, P, L, R, F, G, H <u>3</u> /	All	5.5 V	1	12.0		<u> </u>
Quiescent supply	I <sub>DDQ</sub>	$V_{IN} = V_{DD}$ o	or V <sub>SS</sub>	All	5.5 V	1, 2, 3		10.0	μА
current			M, D, P, L, R, F, G, H <u>3</u> /	All		1		10.0	İ
Quiescent supply current delta,	ΔI <sub>DDQ</sub> <u>5</u> /		under test, $V_{IN} = V_{DD} - 2.1 \text{ V}$ er inputs, $V_{IN} = V_{DD}$ or $V_{SS}$	All	5.5 V	1, 2, 3		1.6	mA
TTL input levels			M, D, P, L, R, F, G, H <u>3</u> /	All		1		1.6	<u> </u>
Short circuit output current	I <sub>OS</sub> <u>6</u> / <u>7</u> /	$V_{OUT} = V_{DD}$	and V <sub>SS</sub>	All	5.5 V	1, 2, 3		±300	mA

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96571
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		D	6

		TABLE IA	Electrical performance char	acteristics	– Contin	ued.			
Test	Symbol	-	Test conditions $\underline{1}/55^{\circ}C \le T_{C} \le +125^{\circ}C$	Device type	$V_{DD}$	Group A subgroups	Limi	ts <u>2</u> /	Unit
			ess otherwise specified	,			Min	Max	
Three-state output leakage current, high	Іоzн	mG = 5.5 For all oth V <sub>OUT</sub> = V <sub>D</sub>	her inputs, $V_{IN} = V_{DD}$ or $V_{SS}$	All	5.5 V	1, 2, 3		+30.0	μА
			M, D, P, L, R, F, G, H <u>3</u> /	All		1		+30.0	
Three-state output leakage current, low	l <sub>OZL</sub>	$\overline{\text{mG}} = 5.5$ For all oth $V_{\text{OUT}} = V_{\text{S}}$	her inputs, $V_{IN} = V_{DD}$ or $V_{SS}$	All	5.5 V	1, 2, 3		-30.0	μА
			M, D, P, L, R, F, G, H <u>3</u> /	All		1		-30.0	
Input capacitance	C <sub>IN</sub>	f = 1 MHz See 4.4.1		All	0.0 V	4		15.0	pF
Output capacitance	Соит	f = 1 MHz See 4.4.1		All	0.0 V	4		15.0	pF
Switching power	P <sub>SW</sub> <u>8</u> /	C <sub>L</sub> = 50 p	F, per switching output	All	4.5 V	4, 5, 6		2.0	mW/
dissipation			M, D, P, L, R, F, G, H <u>3</u> /	All	and 5.5 V	4		2.0	MHz
Functional test	<u>9</u> /	V <sub>IH</sub> = 0.5 'See 4.4.1	V <sub>DD</sub> , V <sub>IL</sub> = 0.8 V b	All	4.5 V and	7, 8	L	Н	
			M, D, P, L, R, F, G, H <u>3</u> /	All	5.5 V	7	L	Н	
Propagation delay time, mAn to	t <sub>PLH</sub> 10/	C <sub>L</sub> = 50 pl	F minimum e 4	All	4.5 V and	9, 10, 11	1.0	11.0	ns
mYn			M, D, P, L, R, F, G, H <u>3</u> /	All	5.5 V	9	1.0	11.0	
	t <sub>PHL</sub> 10/	C <sub>L</sub> = 50 pl	F minimum e 4	All	4.5 V and	9, 10, 11	1.0	11.0	
			M, D, P, L, R, F, G, H <u>3</u> /	All	5.5 V	9	1.0	11.0	
Propagation delay time, output	t <sub>PZH</sub> 10/	C <sub>L</sub> = 50 pl	F minimum e 4	All	4.5 V and	9, 10, 11	2.0	12.0	ns
enable, mG to mYn			M, D, P, L, R, F, G, H <u>3</u> /	All	5.5 V	9	2.0	12.0	
	t <sub>PZL</sub> 10/	C <sub>L</sub> = 50 pl	F minimum e 4	All	4.5 V and	9, 10, 11	2.0	12.0	
			M, D, P, L, R, F, G, H <u>3</u> /	All	5.5 V	9	2.0	12.0	
Propagation delay time, output	t <sub>PHZ</sub> 10/	C <sub>L</sub> = 50 pl	F minimum e 4	All	4.5 V and	9, 10, 11	2.0	12.0	ns
disable, mG to mYn			M, D, P, L, R, F, G, H <u>3</u> /	All	5.5 V	9	2.0	12.0	
111111	t <sub>PLZ</sub> 10/	C <sub>L</sub> = 50 pl	F minimum e 4	All	4.5 V and	9, 10, 11	2.0	12.0	
			M, D, P, L, R, F, G, H <u>3</u> /	All	5.5 V	9	2.0	12.0	

See footnotes on next sheet.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96571
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL D	SHEET 7

## TABLE IA. <u>Electrical performance characteristics</u> – Continued.

- $\underline{1}/$  Each input/output, as applicable, shall be tested at the specified temperature, for the specified limits, to the tests in table IA herein. Output terminals not designated shall be high level logic, low level logic, or open, except for the  $I_{DDQ}$  and  $\Delta I_{DDQ}$  tests, the output terminals shall be open. When performing the  $I_{DDQ}$  and  $\Delta I_{DDQ}$  tests, the current meter shall be placed in the circuit such that all current flows through the meter.
- 2/ For negative and positive voltage and current values, the sign designates the potential difference in reference to V<sub>SS</sub> and the direction of current flow, respectively; and the absolute value of the magnitude, not the sign, is relative to the minimum and maximum limits, as applicable, listed herein.
- 3/ RHA devices supplied to this drawing meet all levels M, D, P, L, R, F, G, and H of irradiation. However, these devices are only tested at the 'H' level. Pre and post irradiation values are identical unless otherwise specified in table IA. When performing post irradiation electrical measurements for any RHA level, T<sub>A</sub> = +25°C.
- 4/ This test is guaranteed based on characterization data but not tested.
- 5/ This test may be performed either one input at a time (preferred method) or with all input pins simultaneously at V<sub>IN</sub> = V<sub>DD</sub> 2.1 V (alternate method). Classes Q and V shall use the preferred method. When the test is performed using the alternate test method, the maximum limit is equal to the number of inputs at a high TTL input level times 1.6 mA; and the preferred method and limits are guaranteed. For the preferred method, a minimum of one input shall be tested. All other inputs shall be guaranteed, if not tested, to the limits specified in table IA, herein.
- 6/ This parameter is supplied as design limit but not guaranteed or tested.
- 7/ No more than one output should be shorted at a time for a maximum duration of one second.
- 8/ This value is calculated during the design/qualification process and is supplied as a design limit but is not tested. Total power consumption is determined by both idle/standby power consumption (Ps) and "at frequency" power consumption (Pf). To determine standby power consumption, use the formula:

 $P_T = (n \times P_{SW} \times f) + (Loads \times Prdy \times I_{OL} \times V_{OL})$ where n is the number of switching outputs; f is the frequency of the device; loads is the resistive power component, typically a TTL load; and Prdy is the percent duty cycle that the output is sinking current.

- 9/ The test vectors used to verify the truth table shall, at a minimum, test all functions of each input and output. All possible input to output logic patterns per function shall be guaranteed, if not tested, to the truth table in figure 2 herein. For V<sub>OUT</sub> measurements, L ≤ 0.5 V and H ≥ 4.0 V and are tested at V<sub>DD</sub> = 4.5 V and 5.5 V.
- 10/ For propagation delay tests, all paths must be tested.

### TABLE IB. SEP test limits. 1/ 2/

Dovice	$V_{DD} = 4.5 \text{ V}$ for device type 01 <u>3</u> /		Bias V <sub>DD</sub> = 5.5 V For SEL test 4/ 5/	
type	Device type No SEU occurs at effective LET Maximum device cross section		No SEL occurs at effective LET	
01	LET ≤ 80 MeV/(mg/cm <sup>2</sup> )	6 x 10 <sup>-9</sup> cm <sup>2</sup> /bit <u>6</u> /	LET ≤ 120 MeV/(mg/cm <sup>2</sup> )	

- 1/ For SEP test conditions, see 4.4.4.4 herein.
- 2/ Technology characterization and model verification supplemented by in-line data may be used in lieu of end-of-line testing. Test plan must be approved by TRB and qualifying activity.
- 3/ Tested for upsets at operating temperature,  $T_A = +25^{\circ}C \pm 10^{\circ}C$ .
- $\underline{4}$ / Tested at operating temperature,  $T_A = +125^{\circ}C \pm 10^{\circ}C$  for latch-up.
- 5/ Tested to a LET = 120 MeV/(mg/cm<sup>2</sup>) with no latch-up (SEL).
- 6/ The bit error cross section is established from a "hard" D flip-flop that is based on the Weibull distribution from SEU testing, and is performed on the Standard Evaluation Circuit (SEC).

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96571
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		D	8

Device type	All
Case outlines	R and X
Terminal number	Terminal symbol
1	1G
2	1A1
3	2Y4
4	1A2
5	2Y3
6	1A3
7	2Y2
8	1A4
9	2Y1
10	V <sub>SS</sub>
11	2A1
12	1Y4
13	2A2
14	1Y3
15	2A3
16	1Y2
17	2A4
18	1Y1
19	2G
20	$V_{DD}$

FIGURE 1. <u>Terminal connections</u>.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96571
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		D	9

Inputs		Outputs
mG mAn		mYn
L	L	L
L	Н	Н
Н	Х	Z

H = High voltage level L = Low voltage level

X = Don't care

Z = High impedance

FIGURE 2. Truth table.





FIGURE 3. Logic diagram.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96571
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL D	SHEET 10



## NOTES:

- 1.  $V_{REF} = 1.4 \text{ V}$ .
- 2.  $C_L = 50$  pF minimum or equivalent (includes test jig and probe capacitance).
- 3. I<sub>SRC</sub> is set to -1.0 mA and I<sub>SNK</sub> is set to 1.0 mA for t<sub>PHL</sub>, t<sub>PLH</sub>, t<sub>PZL</sub>, and t<sub>PZH</sub> measurements. I<sub>SRC</sub> is set to -12.0 mA and I<sub>SNK</sub> is set to 12.0 mA for t<sub>PLZ</sub> and t<sub>PHZ</sub> measurements.
- 4. Input signal from pulse generator:  $V_{IN} = 0.0 \text{ V}$  to 3.0 V;  $f \le 10 \text{ MHz}$ ;  $t_r = 1.0 \text{ ns/V} \pm 0.3 \text{ ns/V}$ ;  $t_f = 1.0 \text{ ns/V}$ ;  $t_f = 1.0 \text{ ns/V}$ ;  $t_f = 1.0 \text{ ns/V}$ ;  $t_f = 1.0 \text{ ns/V}$ ;  $t_f = 1.0 \text{ ns/V}$ ;  $t_f = 1.0 \text{ ns/V}$ ;  $t_f = 1.0 \text{ ns/V}$ ;  $t_f = 1.0 \text{ ns/V}$ ;  $t_f = 1.0 \text{ ns/V}$ ;  $t_f = 1.0 \text{ ns/V}$ ;  $t_f = 1.0 \text{ ns/V}$ ;  $t_f = 1.0 \text{ ns/V}$ ;  $t_f = 1.0 \text{ ns/V}$ ;  $t_f = 1.0 \text{ ns/V}$ ;  $t_f = 1.0 \text{ ns/V}$ ;  $t_f = 1.0 \text{ ns/V}$ ;  $t_f = 1.0 \text{ ns/V}$ ;  $t_f = 1.0 \text{ ns/V}$ ;  $t_f = 1$
- 5. Equivalent test circuit means that DUT performance will be correlated and remain guaranteed to the applicable test circuit, above, whenever a test platform change necessitates a deviation from the applicable test circuit.

FIGURE 4. Switching waveforms and test circuit.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96571
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL D	SHEET 11

## 4. VERIFICATION

- 4.1 <u>Sampling and inspection</u>. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein.
- 4.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection.
  - 4.2.1 Additional criteria for device classes Q and V.
    - a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
    - b. Interim and final electrical test parameters shall be as specified in table IIA herein.
    - c. Additional screening for device class V beyond the requirements of device class Q shall be as specified in MIL-PRF-38535, appendix B or as modified in the device manufacturer's Quality Management (QM) plan.
- 4.3 <u>Qualification inspection for device classes Q and V.</u> Qualification inspection for device classes Q and V shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).
- 4.4 <u>Conformance inspection</u>. Technology conformance inspection for classes Q and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections and as specified herein (see 4.4.1 through 4.4.4).
  - 4.4.1 Group A inspection.
    - a. Tests shall be as specified in table IIA herein.
    - b. For device classes Q and V, subgroups 7 and 8 shall include verifying the functionality of the device.
    - c. C<sub>IN</sub> and C<sub>OUT</sub> shall be measured only for initial qualification and after process or design changes which may affect capacitance. C<sub>IN</sub> shall be measured between the designated terminal and V<sub>SS</sub> at a frequency of 1 MHz. For C<sub>IN</sub> and C<sub>OUT</sub>, test all applicable pins on five devices with zero failures.
  - 4.4.2 <u>Group C inspection</u>. The group C inspection end-point electrical parameters shall be as specified in table IIA herein.
- 4.4.2.1 Additional criteria for device classes Q and V. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.
  - 4.4.3 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table IIA herein.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96571
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL D	SHEET 12

TABLE IIA. <u>Electrical test requirements</u>.

Test requirements	Subgroups (in accordance with MIL-PRF-38535, table III)		
	Device class Q	Device class V	
Interim electrical parameters (see 4.2)	1, 7, 9	1, 7, 9	
Final electrical parameters (see 4.2)	1, 2, 3, 7, 8, 9, 10, 11 <u>1</u> /	1, 2, 3, 7, 8, 9, 10, 11 <u>2</u> / <u>3</u> /	
Group A test requirements (see 4.4)	1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11	1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11	
Group C end-point electrical parameters (see 4.4)	1, 2, 3, 7, 8, 9, 10, 11	1, 2, 3, 7, 8, 9, 10, 11 <u>3</u> /	
Group D end-point electrical parameters (see 4.4)	1, 7, 9	1, 2, 3, 7, 9	
Group E end-point electrical parameters (see 4.4)	1, 7, 9	1, 7, 9	

<sup>1/</sup> PDA applies to subgroups 1 and 7.

TABLE IIB. Burn-in and operating life test, delta parameters (+25°C).

Parameters	Symbol	Delta limits
Output voltage low	$V_{OL}$	±100 mV
Output voltage high	$V_{OH}$	±100 mV

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96571
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL D	SHEET 13

<sup>2/</sup> PDA applies to subgroups 1, 7, and deltas.

<sup>3/</sup> Delta limits, as specified in table IIB, shall be required where specified, and the delta values shall be completed with reference to the zero hour electrical parameters.

- 4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein).
  - a. End-point electrical parameters shall be as specified in table IIA herein.
  - b. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table IA at T<sub>A</sub> = +25°C ±5°C, after exposure, to the subgroups specified in table IIA herein.
- 4.4.4.1 <u>Total dose irradiation testing</u>. Total dose irradiation testing shall be performed in accordance with MIL-STD-883 method 1019, condition A, and as specified herein.
- 4.4.4.1.1 <u>Accelerated annealing test</u>. Accelerated annealing tests shall be performed on all devices requiring a RHA level greater than 5k rads (Si). The post-anneal end-point electrical parameter limits shall be as specified in table IA herein and shall be the pre-irradiation end-point electrical parameter limit at 25°C ±5°C. Testing shall be performed at initial qualification and after any design or process changes which may affect the RHA response of the device.
- 4.4.4.2 <u>Dose rate induced latchup testing</u>. When required by the customer, dose rate induced latchup testing shall be performed in accordance with method 1020 of MIL-STD-883 and as specified herein. Tests shall be performed on devices, SEC, or approved test structures at technology qualification and after any design or process changes which may affect the RHA capability of the process.
- 4.4.4.3 <u>Dose rate upset testing</u>. When required by the customer, dose rate upset testing shall be performed in accordance with method 1021 of MIL-STD-883 and herein.
  - a. Transient dose rate upset testing shall be performed at initial qualification and after any design or process change which may affect the RHA performance of the devices. Test 10 devices with 0 defects unless otherwise specified.
  - b. Transient dose rate upset testing for class Q and V devices shall be performed as specified by a TRB approved radiation hardness assurance plan and MIL-PRF-38535. Device parametric parameters that influence upset immunity shall be monitored at the wafer level in accordance with the wafer level hardness assurance plan and MIL-PRF-38535.
- 4.4.4.4 <u>Single event phenomena (SEP)</u>. When specified in the purchase order or contract, SEP testing shall be performed on class V devices. SEP testing shall be performed on the Standard Evaluation Circuit (SEC) or alternate SEP test vehicle as approved by the qualifying activity at initial qualification and after any design or process changes which may affect the upset or latchup characteristics. Test four devices with zero failures. ASTM F1192 may be used as a guideline when performing SEP testing. The test conditions for SEP are as follows:
  - a. The ion beam angle of incidence shall be between normal to the die surface and  $60^{\circ}$  to the normal, inclusive (i.e.  $0^{\circ} \le \text{angle} \le 60^{\circ}$ ). No shadowing of the ion beam due to fixturing or package related affects is allowed.
  - b. The fluence shall be  $\geq 100$  errors or  $\geq 10^7$  ions/cm<sup>2</sup>.
  - c. The flux shall be between 10<sup>2</sup> and 10<sup>6</sup> ions/cm<sup>2</sup>/s. The cross-section shall be verified to be flux independent by measuring the cross-section at two flux rates which differ by at least an order of magnitude.
  - d. The particle range shall be  $\geq$  20 micron in silicon.
  - e. The test temperature shall be +25°C for the upset measurements and the maximum rated operating temperature ±10°C for the latchup measurements.
  - f. Bias conditions shall be defined by the manufacturer for the latchup measurements.
  - g. For SEP test limits, see table IB herein.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96571
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL D	SHEET 14

- 4.5 Methods of inspection. Methods of inspection shall be specified as follows:
- 4.5.1 <u>Voltage and current</u>. Unless otherwise specified, all voltages given are referenced to the microcircuit V<sub>SS</sub> terminal. Currents given are conventional current and positive when flowing into the referenced terminal.

### 5. PACKAGING

5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes Q and V.


### 6. NOTES

- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
  - 6.1.2 Substitutability. Device class Q devices will replace device class M devices.
- 6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.
- 6.3 <u>Record of users</u>. Military and industrial users should inform DLA Land and Maritime when a system application requires configuration control and which SMD's are applicable to that system. DLA Land and Maritime will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DLA Land and Maritime -VA, telephone (614) 692-8108.
- 6.4 <u>Comments</u>. Comments on this drawing should be directed to DLA Land and Maritime -VA, Columbus, Ohio 43218-3990, or telephone (614) 692-0547.
- 6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-HDBK-1331.
  - 6.6 Sources of supply.
- 6.6.1 <u>Sources of supply for device classes Q and V.</u> Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DLA Land and Maritime -VA and have agreed to this drawing.
- 6.7 <u>Additional information</u>. A copy of the following additional data shall be maintained and available from the device manufacturer:
  - a. RHA levels test conditions (SEP).
  - b. Number of upsets (SEU).
  - c. Number of transients (SET).
  - d. Occurrence of latch-up (SEL).

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96571
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		D	15

### A.1 SCOPE

- A.1.1 <u>Scope</u>. This appendix establishes minimum requirements for microcircuit die to be supplied under the Qualified Manufacturers List (QML) Program. QML microcircuit die meeting the requirements of MIL-PRF-38535 and the manufacturers approved QM plan for use in monolithic microcircuits, multi-chip modules (MCMs), hybrids, electronic modules, or devices using chip and wire designs in accordance with MIL-PRF-38534 are specified herein. Two product assurance classes consisting of military high reliability (device class Q) and space application (device class V) are reflected in the Part or Identification Number (PIN). When available, a choice of Radiation Hardiness Assurance (RHA) levels is reflected in the PIN.
  - A.1.2 PIN. The PIN is as shown in the following example:



- A.1.2.1 RHA designator. Device classes Q and V RHA identified die meet the MIL-PRF-38535 specified RHA levels. A dash (-) indicates a non-RHA die.
  - A.1.2.2 <u>Device type(s)</u>. The device type(s) identify the circuit function as follows:

Device type	<u>Generic number</u>	<u>Circuit function</u>
01	54ACTS244	Radiation hardened, octal buffer/line driver with
		three-state outputs, TTL compatible inputs

A.1.2.3 <u>Device class designator</u>. Device class Q designator will not be included in the PIN and will not be marked on the device since the device class designator has been added after the original issuance of this drawing.

Device class

Device requirements documentation

Q or V

Certification and qualification to the die requirements of MIL-PRF-38535

STANDARD		
MICROCIRCUIT DRAWING		
DLA LAND AND MARITIME		
COLUMBUS OHIO 43218-3990		

SIZE A		5962-96571
	REVISION LEVEL D	SHEET 16

A.1.2.4 <u>Die details</u>. The die details designation is a unique letter which designates the die's physical dimensions, bonding pad location(s) and related electrical function(s), interface materials, and other assembly related information, for each product and variant supplied to this appendix.

A.1.2.4.1 Die physical dimensions.

<u>Die type</u> <u>Figure number</u>

01 A-1

A.1.2.4.2 Die bonding pad locations and electrical functions.

<u>Die type</u> <u>Figure number</u>

01 A-1

A.1.2.4.3 Interface materials.

<u>Die type</u> <u>Figure number</u>

01 A-1

A.1.2.4.4 Assembly related information.

<u>Die type</u> <u>Figure number</u>

01 A-1

- A.1.3 Absolute maximum ratings. See paragraph 1.3 herein for details.
- A.1.4 Recommended operating conditions. See paragraph 1.4 herein for details.

STANDARD		
MICROCIRCUIT DRAWING		
DLA LAND AND MARITIME		
COLUMBUS, OHIO 43218-3990		

SIZE A		5962-96571
	REVISION LEVEL D	SHEET 17

### A.2 APPLICABLE DOCUMENTS

A.2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standard, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

### DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

### DEPARTMENT OF DEFENSE STANDARD

MIL-STD-883 - Test Method Standard Microcircuits.

### DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings.
MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online at <a href="https://assist.dla.mil/quicksearch/">https://assist.dla.mil/quicksearch/</a> or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

A.2.2 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

### A.3 REQUIREMENTS

- A.3.1 <u>Item requirements</u>. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein.
- A.3.2 <u>Design, construction and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein and the manufacturer's QM plan for device classes Q and V.
  - A.3.2.1 Die physical dimensions. The die physical dimensions shall be as specified in A.1.2.4.1 and on figure A-1.
- A.3.2.2 <u>Die bonding pad locations and electrical functions</u>. The die bonding pad locations and electrical functions shall be as specified in A.1.2.4.2 and on figure A-1.
  - A.3.2.3 Interface materials. The interface materials for the die shall be as specified in A.1.2.4.3 and on figure A-1.
  - A.3.2.4 Assembly related information. The assembly related information shall be as specified in A.1.2.4.4 and on figure A-1.
  - A.3.2.5 Truth table. The truth table shall be as defined in paragraph 3.2.3 herein.
  - A.3.2.6 Radiation exposure circuit. The radiation exposure circuit shall be as defined in paragraph 3.2.6 herein.
- A.3.3 <u>Electrical performance characteristics and post-irradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and post-irradiation parameter limits are as specified in table IA of the body of this document.
- A.3.4 <u>Electrical test requirements</u>. The wafer probe test requirements shall include functional and parametric testing sufficient to make the packaged die capable of meeting the electrical performance requirements in table IA.

STANDARD MICROCIPCUIT DRAWING	SIZE A		5962-96571
MICROCIRCUIT DRAWING  DLA LAND AND MARITIME  COLUMBUS, OHIO 43218-3990		REVISION LEVEL D	SHEET 18

- A.3.5 <u>Marking</u>. As a minimum, each unique lot of die, loaded in single or multiple stack of carriers, for shipment to a customer, shall be identified with the wafer lot number, the certification mark, the manufacturer's identification and the PIN listed in A.1.2 herein. The certification mark shall be a "QML" or "Q" as required by MIL-PRF-38535.
- A.3.6 <u>Certification of compliance</u>. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see A.6.4 herein). The certificate of compliance submitted to DLA Land and Maritime-VA prior to listing as an approved source of supply for this appendix shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and the requirements herein.
- A.3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 shall be provided with each lot of microcircuit die delivered to this drawing.

## A.4 VERIFICATION

- A.4.1 <u>Sampling and inspection</u>. For device classes Q and V, die sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modifications in the QM plan shall not affect the form, fit, or function as described herein.
- A.4.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and as defined in the manufacturer's QM plan. As a minimum, it shall consist of:
  - a. Wafer lot acceptance for class V product using the criteria defined in MIL-STD-883, method 5007.
  - b. 100% wafer probe (see paragraph A.3.4 herein).
  - c. 100% internal visual inspection to the applicable class Q or V criteria defined in MIL-STD-883, method 2010 or the alternate procedures allowed in MIL-STD-883, method 5004.
  - A.4.3 Conformance inspection.
- A.4.3.1 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be identified as radiation assured (see A.3.5 herein). RHA levels for device classes Q and V shall be as specified in MIL-PRF-38535. End point electrical testing of packaged die shall be as specified in table IIA herein. Group E tests and conditions are as specified in paragraphs 4.4.4 herein.


### A.5 DIE CARRIER

A.5.1 <u>Die carrier requirements</u>. The requirements for the die carrier shall be accordance with the manufacturer's QM plan or as specified in the purchase order by the acquiring activity. The die carrier shall provide adequate physical, mechanical and electrostatic protection.

### A.6 NOTES

- A.6.1 <u>Intended use</u>. Microcircuit die conforming to this drawing are intended for use in microcircuits built in accordance with MIL-PRF-38535 or MIL-PRF-38534 for government microcircuit applications (original equipment), design applications, and logistics purposes.
- A.6.2 <u>Comments</u>. Comments on this appendix should be directed to DLA Land and Maritime-VA, Columbus, Ohio, 43218-3990 or telephone (614) 692-0547.
- A.6.3 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-HDBK-1331.
- A.6.4 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed within QML-38535 have submitted a certificate of compliance (see A.3.6 herein) to DLA Land and Maritime-VA and have agreed to this drawing.

STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE A		5962-96571
		REVISION LEVEL D	SHEET 19



NOTE: Pad numbers reflect terminal numbers when placed in case outlines R and X (see figure 1).

FIGURE A-1 Die bonding pad locations and electrical functions.

STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE A		5962-96571
		REVISION LEVEL D	SHEET 20

Die physical dimensions.

Die size: 111 x 81 mils

Die thickness:  $17 \pm 1$  mils

Interface materials.

Top metallization: Si Al Cu

Thickness 9.0 kÅ - 12.5 kÅ

Backside metallization: None

Glassivation.

Type: Phosphorous Doped SiO2

Thickness: 9.0 kÅ - 11.0 kÅ

Substrate: Epitaxial Layer on Single Crystal Silicon

Assembly related information.

Substrate potential: Tied to  $V_{DD}$ 

Special assembly instructions: Bond pad #20 (V<sub>DD</sub>) first

Do not wire bond the six probe ID pads

FIGURE A-1 <u>Die bonding pad locations and electrical functions</u> - Continued.

STANDARD		
MICROCIRCUIT DRAWING		
DLA LAND AND MARITIME		
COLUMBUS, OHIO 43218-3990		

SIZE A		5962-96571
	REVISION LEVEL D	SHEET 21

### STANDARD MICROCIRCUIT DRAWING BULLETIN

DATE: 13-01-25

Approved sources of supply for SMD 5962-96571 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DLA Land and Maritime-VA. This information bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535. DLA Land and Maritime maintains an online database of all current sources of supply at <a href="http://www.landandmaritime.dla.mil/Programs/Smcr/">http://www.landandmaritime.dla.mil/Programs/Smcr/</a>

Standard microcircuit drawing PIN <u>1</u> /	Vendor CAGE number	Vendor similar PIN <u>2</u> /
5962H9657101VRA	65342	UT54ACTS244PVAH
5962H9657101VXA	65342	UT54ACTS244UVAH
5962H9657101VRC	65342	UT54ACTS244PVCH
5962H9657101VXC	65342	UT54ACTS244UVCH
5962H9657101QRA	65342	UT54ACTS244PQAH
5962H9657101QXA	65342	UT54ACTS244UQAH
5962H9657101QRC	65342	UT54ACTS244PQCH
5962H9657101QXC	65342	UT54ACTS244UQCH
5962H9657101V9A	65342	UT54ACTS244-V-DIE
5962H9657101Q9A	65342	UT54ACTS244-Q-DIE

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed, contact the vendor to determine its availability.
- <u>2</u>/ <u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

 Vendor CAGE
 Vendor name

 number
 and address

Aeroflex Colorado Springs Inc. 4350 Centennial Boulevard

Colorado Springs, CO 80907-3486

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.