
								R	EVISIO	ONS					_					
LTR		DESCRIPTION											DA	TE (Y	R-MO-	DA)		APPRO	OVED	
REV											_	-								
SHEET																				
REV																				
SHEET	15	16	17			L														
REV STA OF SHEETS				REV SHE			1	2	3	4	5	6	7	8	9	10	11	12	13	14
PMIC N/A					ARED anh V		en				DI	EFENS						ENTE	R	
STANDARD MICROCIRCUIT DRAWING  THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS AND AGENCIES OF THE DEPARTMENT OF DEFENSE		Thanh V. Nguyen  CHECKED BY Thanh V. Nguyen  APPROVED BY Monica L. Poelking  DRAWING APPROVAL DATE 96-01-05				MICROCIRCUIT, DIGITAL, FAST CMOS, OCTAL NONINVERTING TRANSPARENT LATCH WITH CURRENT LIMITING RESISTORS AND THREE-STATE OUTPUTS, TTL COMPATIBLE INPUTS AND LIMITED OUTPUT VOLTAGE SWING, MONOLITHIC SILICON  SIZE CAGE CODE  A 67269 5962-93025						TED ON								
AMSC I	N/A			REV	ISION	LEVE	-			SHE	ET	<u> </u>	72( 1		)F		17			

DESC FORM 193

#### 1. SCOPE

- 1.1 <u>Scope</u>. This drawing forms a part of a one part one part number documentation system (see 6.6 herein). Two product assurance classes consisting of military high reliability (device classes Q and M) and space application (device class V), and a choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). Device class M microcircuits represent non-JAN class B microcircuits in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices". When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN.
  - 1.2 PIN. The PIN shall be as shown in the following example:



- 1.2.1 <u>RHA designator</u>. Device class M RHA marked devices shall meet the MIL-I-38535 appendix A specified RHA levels and shall be marked with the appropriate RHA designator. Device classes Q and V RHA marked devices shall meet the MIL-I-38535 specified RHA levels and shall be marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.
  - 1.2.2 <u>Device type(s)</u>. The device type(s) shall identify the circuit function as follows:

Device type	<u>Generic number</u>	<u>Circuit function</u>
01	54FCT2373T	Octal noninverting transparent latch with current limiting resistors and three-state outputs, TTL compatible inputs and limited output voltage swing
02	54FCT23 <b>73</b> AT	Octal noninverting transparent latch with current limiting resistors and three-state outputs, TTL compatible inputs and limited output voltage swing
03	54FCT2373CT	Octal noninverting transparent latch with current limiting resistors and three-state outputs, TTL compatible inputs and limited output voltage swing

1.2.3 <u>Device class designator</u>. The device class designator shall be a single letter identifying the product assurance level as follows:

<u>Device class</u>	Device requirements documentation	
М	Vendor self-condition to the requirements for non-JAN class B $_{\rm BBC}$ incuits in accordance with 1.2.1 of MIL-STD-883	
Q or V	Certification and qualification to MIL-I-38535	

1.2.4 <u>Case outline(s)</u>. The case outline(s) shall be as designated in MIL-STD-1835, and as follows:

<u>Outline letter</u>	Descriptive designator	<u> Terminals</u>	<u>Package style</u>
R	GDIP1-T20 or CDIP2-T20	20	Dual-in-line
S	GDFP2-F20 or CDFP3-F20	20	flat pack
2	CQCC1-N20	20	Leadless chip carrier

1.2.5 <u>Lead finish</u>. The lead finish shall be as specified in MIL-STD-883 (see 3.1 herein) for class M or MIL-I-38535 for classes Q and V. Finish letter "X" shall not be marked on the microcircuit or its packaging. The "X" designation is for use in specifications when lead finishes A, B, and C are considered acceptable and interchangeable without preference.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-93025
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	5нЕЕТ <b>2</b>

1.3 Absolute	maximum ratings. 1/	2/ 3/			
DC input DC output DC input DC output DC output DC v <sub>CC</sub> ct Ground ct Storage t Case temp Lead temp	voltage range (V <sub>IN</sub> ) t voltage range (V <sub>OUT</sub> clamp current (I <sub>IK</sub> ) t clamp current (I <sub>OK</sub> ) t source current (I <sub>OH</sub> t sink current (I <sub>OL</sub> ) urrent (I <sub>CC</sub> ) temperature range (T <sub>S</sub> perature under bias ( perature (soldering, resistance, junction-	(V <sub>IN</sub> = -0.5 V ) (V <sub>OUT</sub> = -0.5 V and +7.) (per output)	0 v)	-0.5 V dc to +7.0 V dc -0.5 V dc to V <sub>CC</sub> + 0.5 V -0.5 V dc to V <sub>CC</sub> + 0.5 V -20 mA +20 mA -30 mA +70 mA ±260 mA +550 mA -65°C to +150°C -65°C to +135°C +300°C See MIL-STD-1835 +175°C 500 mW	dc <u>4</u> / dc <u>4</u> /
1.4 <u>Recommend</u>	ded operating condition	ons. 2/3/			
Maximum of Minimum of Case oper Maximum of Case oper Maximum of Case oper Maximum of Case oper Maximum of Case oper of Case oper of Case of Ca	ingh level input volta- nigh level input volta- rating temperature ra- input rise or fall ra- /IN = 0.3 V to 2.7 V, nigh level output curr- low level output curr- low level output curr- verage measurement of tests (MIL-SID-883, to E DOCUMENTS out specification, standards, bulletin, standards, bulletin,	2.7 V to 0.3 V) rent (I <sub>OH</sub> )	andbook. Unless	+4.5 V dc to +5.5 V dc +0.0 V dc to V <sub>CC</sub> +0.0 V dc to V <sub>CC</sub> 0.8 V 2.0 V -55°C to +125°C  5 ns/V -12 mA 12 mA  XX percent 5/  otherwise specified, the t issue of the Department of this drawing to the ext	of Defense Index
MIL-1-3853	55 - Integra	ted Circuits, Manufactu	ring, General Sp	ecification for.	
maximum lev	els may degrade perfo	mum rating may cause pe rmance and affect relia ages are referenced to	bility.	o the device. Extended op	peration at the
3/ The limits range of -5	for the parameters sp 5°C to +125°C.	ecified herein shall ap	oply over the ful	l specified $V_{CC}$ range and	case temperature
4/ For V <sub>CC</sub> ≥ 6	.5 V, the upper limit	on the range is limite	ed to 7.0 V.		
5/ Values will	be added when they b	ecome available.			
DEEENS	STANDARD MICROCIRCUIT DRA SE ELECTRONICS SU	· · · <del>-</del>	SIZE <b>A</b>		5962-93025
DEFENS	DAYTON, OHIO 45			REVISION LEVEL	SHEET

3

**STANDARDS** 

MILITARY

MIL-STD-883

- Test Methods and Procedures for Microelectronics.

MIL-STD-973 MIL-STD-1835 Configuration Management.
Microcircuit Case Outlines

BULLETIN

MILITARY

MIL-BUL-103

- List of Standardized Military Drawings (SMD's).

HANDBOOK

MILITARY

MIL-HDBK-780

- Standardized Military Drawings.

(Copies of the specification, standards, bulletin, and handbook required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity.)

2.2 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence.

#### 3. REQUIREMENTS

- 3.1 <u>Item requirements</u>. The individual item requirements for device class M shall be in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices" and as specified herein. The individual item requirements for device classes Q and V shall be in accordance with MIL-I-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein.
- 3.2 <u>Design. construction. and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-STD-883 (see 3.1 herein) for device class M and MIL-I-38535 for device classes Q and V and herein.
  - 3.2.1 Case outlines. The case outlines shall be in accordance with 1.2.4 herein.
  - 3.2.2 <u>Ierminal connections</u>. The terminal connections shall be as specified on figure 1.
  - 3.2.3 <u>Iruth table</u>. The truth table shall be as specified on figure 2.
  - 3.2.4 Logic diagram. The logic diagram shall be as specified on figure 3.
- 3.2.5 <u>Ground bounce load circuit and waveforms</u>. The ground bounce load circuit and waveforms shall be as specified on figure 4.
- 3.2.6 <u>Switching waveforms and test circuit</u>. The switching waveforms and test circuit shall be as specified on figure 5.
  - 3.2.7 Radiation exposure circuit. The radiation exposure circuit shall be as specified when available.
- 3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full case operating temperature range. Test conditions for these specified characteristics and limits are as specified in table I.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are defined in table I.
- 3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. Marking for device class M shall be in accordance with MIL-STD-883 (see 3.1 herein). In addition, the manufacturer's PIN may also be marked as listed in MIL-BUL-103. Marking for device classes Q and V shall be in accordance with MIL-I-38535.
- 3.5.1 <u>Certification/compliance mark</u>. The compliance mark for device class M shall be a "C" as required in MIL-STD-883 (see 3.1 herein). The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-I-38535.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-93025
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		milyta otty <b>/Et</b>	ЗНЕЕТ <b>4</b>

- 3.6 <u>Certificate of compliance</u>. For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-BUL-103 (see 6.7.2 herein). For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.7.1 herein). The certificate of compliance submitted to DESC-EC prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device class M the requirements of MIL-STD-883 (see 3.1 herein), or for device classes Q and V, the requirements of MIL-I-38535 and the requirements herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device class M in MIL-STD-883 (see 3.1 herein) or for device classes Q and V in MIL-I-38535 shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 <u>Notification of change for device class M</u>. For device class M, notification to DESC-EC of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change as defined in MIL-STD-973.
- 3.9 <u>Verification and review for device class M</u>. For device class M, DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
- 3.10 <u>Microcircuit group assignment for device class M</u>. Device class M devices covered by this drawing shall be in microcircuit group number 38 (see MIL-I-38535, appendix A).

## 4. QUALITY ASSURANCE PROVISIONS

- 4.1 <u>Sampling and inspection</u>. For device class M, sampling and inspection procedures shall be in accordance with MIL-STD-883 (see 3.1 herein). For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-I-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein.
- 4.2 <u>Screening</u>. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. For device classes Q and V, screening shall be in accordance with MIL-1-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection.
  - 4.2.1 Additional criteria for device class M.
    - a. Burn-in test, method 1015 of MIL-STD-883.
      - (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
      - (2)  $T_A = +125$ °C, minimum.
    - b. Interim and final electrical test parameters shall be as specified in table II herein.
  - 4.2.2 Additional criteria for device classes Q and V.
    - a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-I-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-I-38535 and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
    - b. Interim and final electrical test parameters shall be as specified in table II herein.
    - c. Additional screening for device class V beyond the requirements of device class Q shall be as specified in appendix B of MIL-1-38535.
- 4.3 <u>Qualification inspection for device classes Q and V</u>. Qualification inspection for device classes Q and V shall be in accordance with MIL-I-38535. Inspections to be performed shall be those specified in MIL-I-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).
- 4.3.1 <u>Electrostatic discharge sensitivity qualification inspection</u>. Electrostatic discharge sensitivity (ESDS) testing shall be performed in accordance with MIL-STD-883, method 3015. ESDS testing shall be measured only for initial qualification and after process or design changes which may affect ESDS classification.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-93025
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 5

		TABLE 1. Electri	cal performance	characte	eristics	i.			
Test and MIL-STD-883	Symbol	Test condition—55°C ≤ T <sub>C</sub> ≤	+125°C	Device type	V <sub>CC</sub>	Group A subgroups	Lim	its 3/	Unit
test method 1/		+4.5 V \ V <sub>CC</sub> \ unless otherwise	: +5.5 V specified				Min	Max	
High level output voltage 3006	Уон1 4)	For all inputs affecting output under test V <sub>IN</sub> = 2.0 V or	1 <sub>OH</sub> = -300 μA	All	4.5 V	1, 2, 3	3.0	v <sub>cc</sub> -0.5	٧
	V <sub>OH2</sub>	For all other inputs  V <sub>IN</sub> = V <sub>CC</sub> or GND	I <sub>OH</sub> = -12 mA			1, 2, 3	2.4		
Low level output voltage 3007	v <sub>9∟1</sub>	For all inputs affecting output under test	I <sub>OL</sub> = 300 μA	All	4.5 V	1, 2, 3		0.2	٧
	V <sub>OL2</sub>	V <sub>IN</sub> = 2.0 V or 0.8 V For all other inputs V <sub>IN</sub> = V <sub>CC</sub> or GND	I <sub>OL</sub> = 12 mA			1, 2, 3		0.50	
Negative input clamp voltage 3022	V <sub>IC</sub> -	For input under test,	I <sub>IN</sub> = -18 mA	All	4.5 V	1, 2, 3		-1.2	٧
Three-state output leakage current high 3021	I OZH	$\overline{OE}$ = 2.0 V or 0.8 V For all other inputs $V_{IN}$ = $V_{CC}$ or GND	V <sub>OUT</sub> = V <sub>CC</sub>	All	5.5 V	1, 2		±1.0 ±5.0	μΑ
Three-state output	I OZL 5/ S/		V <sub>OUT</sub> = GND	All	5.5 V	1, 2		±1.0	μΑ
leakage current low 3020	ע ע					3		±5.0	
Input current high 3010	114	For input under test, For all other inputs	AIN = ACC	All	5.5 V	1, 2		±1.0	μΑ
		VIN = VCC OF GND				3		±5.0	
Input current low 3009	IIL	For input under test, For all other inputs  V <sub>IN</sub> = V <sub>CC</sub> or GND	V <sub>IN</sub> = GND	All	5.5 V	1, 2		±1.0	μA
υω, rent low 3011	I go L	V <sub>IN</sub> = 2.0 V or 0.8 V V <sub>OUT</sub> = 1.5 V	<del></del>	All	5.0 V	1, 2, 3	16		mA
Output current high 3011	<sup>I</sup> оон Z/	V <sub>IN</sub> = 2.0 V or 0.8 V V <sub>OUT</sub> = 1.5 V		All	5.0 V	1, 2, 3	-16		Am
Dynamic power supply current	1 4/8/	Outputs open		All	5.5 V	4, 5, 6		120	μΑ/ MHz•Bit
Quiescent supply current delta, ITL input level 3005	Δ1 <sub>CC</sub> 2/	For input under test  V <sub>IN</sub> = 3.4 V  For all other inputs  V <sub>IN</sub> = V <sub>CC</sub> or GNO		All	5.5 V	1, 2, 3		2.0	mА

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-93025
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 6

Quiescent supply current, outputs high 3005	Test and MIL-STD-883	Symbol	Test condition -55°C ≤ T <sub>C</sub> ≤	Device type	v <sub>cc</sub>	Group A subgroups	Limit	:s <u>3</u> /	Unit	
Current   Supply current   Cut   C	test method 1/		+4.5 V ≤ V <sub>CC</sub> : unless otherwise	+4.5 V ≤ V <sub>CC</sub> ≤ +5.5 V unless otherwise specified				Min	Max	
Compute State   Compute Stat	current, outputs high	<sup>1</sup> ccH	For all other inputs	-	All	5.5 V	1, 2, 3		1.0	mA
Total supply current   1001	current, outputs	<sup>I</sup> CCL			All	5.5 V	1, 2, 3		1.0	mA
10   OE = GND, LE = VCC	current, outputs disabled	I <sub>SCZ</sub>	OE = V <sub>CC</sub> For all other inputs V <sub>IN</sub> = V <sub>CC</sub> or GND		ALL	5.5 V	1, 2, 3		1.0	mA
For nonswitching input, VIN = VCC or GND   For switching inputs   VIN = 3.4 V or GND		16511 18571	OE = GND, LE = V <sub>CC</sub> One bit toggling f; = 10 MHz	inputs	All	5.5 V	4, 5, 6		2.2	mA
4) 10/   OE = GND, LE = VCC			For nonswitching	inputs			4, 5, 6		3.2	
		<sup>1</sup> 5c <u>18</u> /	$\overline{OE}$ = GND, LE = $V_{CC}$ Eight bits toggling $f_i$ = 2.5 MHz	inputs	All	5.5 V	4, 5, 6		3.4	
Output capacitance 3012  Low level ground bounce noise $ \begin{array}{c cccc} V_{OLP} & V_{IH} = 3.0 \text{ V}, V_{IL} = 0.0 \text{ V} \\ \hline V_{OLV} & V_{11} & V_{12} & V_{12} & V_{11} & V_{12} & V_{12} & V_{11} & V_{12} & V_{12}$			For nonswitching	inputs			4, 5, 6		11.4	
		c ij	T <sub>C</sub> = +25°C See 4.4.1b		All	GND	4		10.0	рF
See 4.4.1d See figure 4  High level V <sub>CC</sub> bounce noise 11/12/		Cour 11			All	GND	4		12.0	pF
Volv 11 12/ High level V <sub>CC</sub> bounce noise 11 12/  All 5.0 V 4		V <sub>01</sub> P <sub>12</sub> /	V <sub>IH</sub> = 3.0 V, V <sub>IL</sub> = 0.0 T <sub>A</sub> = +25°C	) v	All	5.0 V	4			mV
bounce noise 11/ 12/		V <sub>01</sub> V 11/2 12/	) see 4.4.10				4			
Уону	gh level V <sub>CC</sub> bounce noise	VOUP 11 12/			Att	5.0 V	4			mV
		VOUV 11 12/					4			
Functional test $\frac{13}{3014}$ $V_{IH} = 2.0 \text{ V}, V_{IL} = 0.8 \text{ V}$ All $4.5 \text{ V}$ 7, 8 L Verify output $V_{O}$			V <sub>IH</sub> = 2.0 V, V <sub>IL</sub> = 0.0	8 V	All	4.5 V	7, 8	L	н	_

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-93025
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 7

TABLE I. <u>Electrical performance characteristics</u> - Continued.								
Test and MIL-STD-883 test method 1/	Symbol	Test conditions 2/ -55°C ≤ T <sub>C</sub> ≤ +125°C	Device type	v <sub>cc</sub>	Group A subgroups	Limit	ts <b>3</b> /	Unit
		+4.5 V < V <sub>CC</sub> < +5.5 V unless otherwise specified			İ	Min	Max	]
Propagation delay time, Dn to On	t <sub>PLH1</sub> ,	C <sub>L</sub> = 50 pF minimum R <sub>c</sub> = 500Ω	01	4.5 V	9, 10, 11	1.5	8.5	ns
3003	14)L1	$R_L^{\Gamma} = 500\Omega$ See figure 5	02		9, 10, 11	1.5	5.6	]
			03		9, 10, 11	1.5	5.1	1
Propagation delay time, LE to On	tpLH2		01	4.5 V	9, 10, 11	2.0	15.0	ns
3003 tpHL2	l L	02		9, 10, 11	2.0	9.8		
		l .	03		9, 10, 11	2.0	8.0	
Propagation delay time, output	t <sub>PZH</sub> ,		01	4.5 V	9, 10, 11	1.5	13.5	ns
enable, OE to On	143L		02		9, 10, 11	1.5	7.5	
3003			03		9, 10, 11	1.5	6.3	
Propagation delay time, output	t <sub>PHZ</sub> ,		01	4.5 V	9, 10, 11	1.5	10.0	ns
disable, OE to On	14)Z		02		9, 10, 11	1.5	6.5	
3003			03	[	9, 10, 11	1.5	5.9	
Setup time, high or low, Dn to LE	t 14/		All	4.5 V	9, 10, 11	2.0		ns
Hold time, high or low, Dn from LE	t h		All	ļ	9, 10, 11	1.5	-	ns
LE pulse width, high	t., 14/		All	İ	9, 10, 11	6.0		ns

- 1/ For tests not listed in the referenced MIL-STD-883 (e.g.  $\Delta I_{CC}$ ), utilize the general test procedure of 883 under the conditions listed herein.
- 2/ Each input/output, as applicable, shall be tested at the specified temperature, for the specified limits, to the tests in table I herein. Output terminals not designated shall be high level logic, low level logic, or open, except for all  $I_{CC}$  and  $\Delta I_{CC}$  tests, the output terminals shall be open. When performing these tests, the current meter shall be placed in a sincuit such that all current flows through the meter.
- 3/ For negative and positive voltage and current values, the sign designates the potential difference in reference to GND and the direction of current flow, respectively; and the absolute value of the magnitude, not the sign, is relative to the minimum and maximum limits, as applicable, listed herein. All devices shall meet or exceed the limits specified in table I at 4.5 V  $_{\text{CC}}$   $_{\text{CC$
- 4/ This parameter is guaranteed, if not tested, to the limits specified in table I herein.
- 5/ Three-state output conditions are required.
- 6/ This test may be performed using  $V_{IH}$  = 3.0 V. When  $V_{IH}$  = 3.0 V is used, the test is guaranteed for  $V_{IH}$  = 2.0 V.
- ${\mathcal U}$  Not more than one output should be tested at a time. The duration of the test should not exceed one second.
- 8/  $I_{\text{CCD}}$  may be verified by the following equation:

$$I_{CCD} = \frac{I_{CCT} - I_{CC} - D_H N_T \Delta I_{CC}}{f_{CP}/2 + f_i N_i}$$

where  $I_{\text{CCT}}$ ,  $I_{\text{CC}}$  ( $I_{\text{CCL}}$  or  $I_{\text{CCH}}$  in table I), and  $\Delta I_{\text{CC}}$  shall be the measured values of these parameters, for the device under test, when tested as described in table I, herein. The values for  $D_{\text{H}}$ ,  $N_{\text{T}}$ ,  $f_{\text{CP}}$ ,  $f_{\text{j}}$ , and  $N_{\text{j}}$  shall be as listed in the test conditions column for  $I_{\text{CCT}}$  in table I, herein.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE A		5962-93025
DAYTON, OHIO 45444		REVISION LEVEL	SHEET
SC FORM (CO.)			8

## TABLE I. Electrical performance characteristics - Continued.

- 9/ This test may be performed either one input at a time (preferred method) or with all input pins simultaneously at  $V_{IN} = V_{CC}$  2.1 V (alternate method). Classes Q and V shall use the preferred method. When the test is performed using the alternate test method, the maximum limit is equal to the number of inputs at a high TTL input level times 2.0 mA; and the preferred method and limits are guaranteed.
- 10/ I<sub>CCT</sub> is calculated as follows:

```
I_{CCT} = I_{CC} + D_{H}N_{T}\Delta I_{CC} + I_{CCD}(f_{CP}/2 + f_{i}N_{i})
```

 $I_{CC}$  = Quiescent supply current (any  $I_{CCL}$  or  $I_{CCH}$ )  $D_H$  = Duty cycle for TTL inputs at 3.4 V  $N_T$  = Number of TTL inputs at 3.4 V

 $\Delta'I_{CC}$  = Quiescent supply current delta, TTL inputs at 3.4 V

 $I_{CCD}$  = Dynamic power supply current caused by an input transition pair (HLH or LHL)  $f_{CP}$  = Clock frequency for registered devices ( $f_{CP}$  = 0 for nonregistered devices)  $f_{ij}$  = Input frequency

N; = Number of inputs at f;

- 11/ This test is required only for group A testing; see 4.4.1 herein.
- 12/ This test is for qualification only. Ground and  $V_{CC}$  bounce tests are performed on a non-switching (quiescent) output and are used to measure the magnitude of induced noise caused by other simultaneously switching outputs. The test is performed on a low noise bench test fixture. For the device under test, all outputs shall be loaded with  $500\Omega$  of load resistance and a minimum of 50 pF of load capacitance (see figure 4). Only chip capacitors and resistors shall be used. The output load components shall be located as close as possible to the device outputs. It is suggested, that whenever possible, this distance be kept to less than 0.25 inches. Decoupling capacitors shall be placed in parallel from  $V_{CC}$  to ground. The values of these decoupling capacitors shall be determined by the device manufacturer. The low and high level ground and  $V_{CC}$  bounce noise is measured at the quiet output using a 1 GHz minimum bandwidth oscilloscope with a 50 $\Omega$  input impedance.

The device inputs shall be conditioned such that all outputs are at a high nominal V<sub>OH</sub> level. The device inputs shall then be conditioned such that they switch simultaneously and the output under test remains at  $V_{OH}$  as all other outputs possible are switched from  $V_{OH}$  to  $V_{OL}$ .  $V_{OHV}$  and  $V_{OHP}$  are then measured from the nominal  $V_{OH}$  level to the largest negative and positive peaks, respectively (see figure 4). This is then repeated with the same outputs not under test switching from  ${
m V_{OL}}$  to  ${
m V_{OH}}$ .

The device inputs shall be conditioned such that all outputs are at a low nominal  $V_{OL}$  level. The device inputs shall then be conditioned such that they switch simultaneously and the output under test remains at  $V_{OL}$  as all other outputs possible are switched from  $V_{OL}$  to  $V_{OH}$ .  $V_{OLP}$  and  $V_{OLV}$  are then measured from the nominal  $V_{OL}$  level to the largest positive and negative peaks, respectively (see figure 4). This is then repeated with the same outputs not under test switching from  $V_{OH}$  to  $V_{OH}$ .

The  $V_{CC}$  and ground bounce tests were not completed at the date of this drawing. The limits for these parameters shall be added by revision no more than 90 days from the date of this drawing.

- 13/ Tests shall be performed in sequence, attributes data only. Functional tests shall include the truth table and other logic patterns used for fault detection. The test vectors used to verify the truth table shall, at a minimum, test all functions of each input and output. All possible input to output logic patterns per function shall be guaranteed, if not tested, to the truth table in figure 2 herein. Functional tests shall be performed in sequence as approved by the qualifying activity on qualified devices. For outputs, L < 1.5 V, H  $_2$  1.5 V.
- 14/ AC limits at  $V_{CC}$  = 5.5 V are equal to the limits at  $V_{CC}$  = 4.5 V and guaranteed by testing at  $V_{CC}$  = 4.5 V. Minimum propagation delay time limits for  $V_{CC}$  = 4.5 V and 5.5 V are guaranteed, if not tested, to the limits specified in table I, herein. For propagation delay tests, all paths must be tested.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444

SIZE <b>A</b>		5962-93025
	REVISION LEVEL	SHEET 9

Device types	01, 02, 03					
Case outlines		R, S, and 2				
Terminal number	Terminal symbol	forminal number	Terminal symbol			
1	ŌĒ	11	LE			
2	00	12	04			
3	DO	13	D4			
4	D1	14	<b>D</b> 5			
5	01	15	05			
6	02	16	06			
7	D2	17	D6			
8	D3	18	D7			
9	03	19	07			
10	GND	20	Vcc			

Terminal descriptions				
Terminal symbol Description				
Dn (n = 0 to 7) Data inputs				
On (n = 0 to 7)	Three-state outputs			
ŌĒ	Output enable control input (active low)			
LE	Latch enable input (active high)			

FIGURE 1. <u>Terminal connections</u>.

Device types 01, 02, 03					
Inputs Outputs					
0 É	LE	Dn	On		
Н	х	х	Z		
L	н	L	L		
L	н	н	н		
L	L	x	00		

H = High voltage level

L = Low voltage level

X = Irrelevant

Z = High impedance

00 = Previous 00 before high-to-low transition of latch enable

FIGURE 2. <u>Truth table</u>.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-93025
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET <b>10</b>





FIGURE 3. Logic diagram.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-93025
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 11



- 1. C<sub>l</sub> includes a 47 pF chip capacitor (-0 percent, +20 percent) and at least 3 pF of equivalent capacitance from the test jig and probe.
- 2.  $R_1$  = 450 $\Omega$  ±1 percent, chip resistor in series with a 50 $\Omega$  termination. For monitored outputs, the 50 $\Omega$ termination shall be the  $50\Omega$  characteristic impedance of the coaxial connector to the oscilloscope.

- termination shall be the SULL characteristic impedance of the coaxial connector to the oscillatory.


  3. Input signal to the device under test:

  a.  $V_{IN} = 0.0 \text{ V}$  to 3.0 V; duty cycle = 50 percent;  $f_{IN} \ge 1 \text{ MHz}$ .

  b.  $t_r$ ,  $t_f = 3 \text{ ns } \pm 1.0 \text{ ns}$ . For input signal generators incapable of maintaining these values of  $t_r$  and  $t_f$ , the 3.0 ns limit may be increased up to 10 ns, as needed, maintaining the  $\pm 1.0 \text{ ns}$  tolerance and guaranteeing the results at 3.0 ns  $\pm 1.0 \text{ ns}$ ; skew between any two switching inputs signals  $(t_{sk})$ :  $\le 250 \text{ ps}$ .

FIGURE 4. Ground bounce load circuit and waveforms.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5952-93025
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		THE PROPERTY LEVEL	SHEET <b>12</b>








FIGURE 5. Switching waveforms and test circuit.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-93025
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 13





#### NOTES:

- When measuring tplZ and tpZL: VTEST = 7.0 V.
   When measuring tpHZ, tpZH, tpLH, and tpHL: VTEST = open.
   The tpZL and tpLZ reference waveform is for the output under test with internal conditions such that the output is at VOL except when disabled by the output enable control. The tpZH and tpHZ reference waveform is for the output under test with internal conditions such that the output is at VOH except when disabled by the output
- 4.  $C_L$  = 50 pF minimum or equivalent (includes test jig and probe capacitance). 5.  $R_L$  = 500 $\Omega$  or equivalent. 6.  $R_T$  = 50 $\Omega$  or equivalent.

- 7. Input signal from pulse generator:  $V_{\text{IN}}$  = 0.0 V to 3.0 V; PRR  $\leq$  10 MHz; t  $\leq$  2.5 ns; t  $\leq$  2.5 ns; t and t shall be measured from 0.3 V to 2.7 V and from 2.7 V to 0.3 V, respectively; duty cycle = 50 percent.
- 8. Timing parameters shall be tested at a minimum input frequency of 1 MHz.
- 9. The outputs are measured one at a time with one transition per measurement.

FIGURE 5. <u>Switching waveforms and test circuit</u> - Continued.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER	SIZE <b>A</b>		5962-93025
DAYTON, OHIO 45444		REVIOION LEVEL	SHEE!

4.4 <u>Conformance inspection</u>. Quality conformance inspection for device class M shall be in accordance with MIL-STD-883 (see 3.1 herein) and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4). Technology conformance inspection for classes Q and V shall be in accordance with MIL-I-38535 including groups A, B, C, D, and E inspections and as specified herein except where option 2 of MIL-I-38535 permits alternate in-line control testing.

# 4.4.1 Group A inspection.

- a. Tests shall be as specified in table II herein.
- b.  $C_{IN}$  and  $C_{OUT}$  shall be measured only for initial qualification and after process or design changes which may affect capacitance.  $C_{IN}$  and  $C_{OUT}$  shall be measured between the designated terminal and GND at a frequency of 1 MHz. For  $C_{IN}$  and  $C_{OUT}$ , test all applicable pins on five devices with zero failures.

For  $C_{\mathrm{IN}}$  and  $C_{\mathrm{OUT}}$ , a device manufacturer may qualify devices by functional groups. A specific functional group shall be composed of function types, that by design, will yield the same capacitance values when tested in accordance with table I herein. The device manufacturer shall set a functional group limit for the  $C_{\mathrm{IN}}$  and  $C_{\mathrm{OUT}}$  tests. The device manufacturer may then test one device function from a functional group to the limits and conditions specified herein. All other device functions in that particular functional group shall be guaranteed, if not tested, to the limits and conditions specified in table I herein. The device manufacturer shall submit to DESC-EC the device functions listed in each functional group and the test results for each device tested.

- c. For device class M, subgroups 7 and 8 tests shall be sufficient to verify the truth table in figure 2 herein. The test vectors used to verify the truth table shall, at a minimum, test all functions of each input and output. All possible input to output logic patterns per function shall be guaranteed, if not tested, to the truth table in figure 2 herein. For device classes Q and V, subgroups 7 and 8 shall include verifying the functionality of the device; these tests shall have been fault graded in accordance with MIL-STD-883, test method 5012 (see 1.5 herein).
- d. Ground and V<sub>CC</sub> bounce tests are required for all device classes. These tests shall be performed only for initial qualification, after process or design changes which may affect the performance of the device, and any changes to the test fixture. V<sub>OLP</sub>, V<sub>OLV</sub>, V<sub>OHP</sub>, and V<sub>OHV</sub> shall be measured for the worst case outputs of the device. All other outputs shall be guaranteed, if not tested, to the limits established for the worst case outputs. The worst case outputs tested are to be determined by the manufacturer. Test 5 devices assembled in the worst case package type supplied to this document. All other package types shall be guaranteed, if not tested, to the limits established for the worst case package. The package type to be tested shall be determined by the manufacturer. The device manufacturer will submit to DESC-EC data that shall include all measured peak values for each device tested and detailed oscilloscope plots for each V<sub>OLP</sub>, V<sub>OLY</sub>, V<sub>OHP</sub>, and V<sub>OHV</sub> from one sample part per function. The plot shall contain the waveforms of both a switching output and the output under test.

Each device manufacturer shall test product on the fixtures they currently use. When a new fixture is used, the device manufacturer shall inform DESC-EC of this change and test the 5 devices on both the new and old test fixtures. The device manufacturer shall then submit to DESC-EC data from testing on both fixtures that shall include all measured peak values for each device tested and detailed oscilloscope plots for each  $V_{\text{OLP}}$ ,  $V_{\text{OLP}}$ , and  $V_{\text{OHP}}$ , from one sample part per function. The plot shall contain the waveforms of both a switching output and the output under test.

For  $V_{OLP}$ ,  $V_{OLP}$ ,  $V_{OHP}$ , and  $V_{OHV}$ , a device manufacturer may qualify devices by functional groups. A specific functional group shall be composed of function types, that by design, will yield the same test values when tested in accordance with table I herein. The device manufacturer shall set a functional group limit for the  $V_{OLP}$ ,  $V_{OHV}$ , and  $V_{OHV}$  tests. The device manufacturer may then test one device function from a functional group to the limits and conditions specified herein. All other device functions in that particular functional group shall be guaranteed, if not tested, to the limits and conditions specified in table I herein. The device manufacturer shall submit to DESC-EC the device functions listed in each functional group and the test results, along with the oscilloscope plots, for each device tested.

4.4.2 <u>Group C inspection</u>. The group C inspection end-point electrical parameters shall be as specified in table II herein.

# 4.4.2.1 Additional criteria for device class M. Steady-state life test conditions, method 1005 of MIL-STD-883:

a. Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-93025
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET <b>15</b>

- b.  $T_A = +125^{\circ}C$ , minimum.
- c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.
- 4.4.2.2 Additional criteria for device classes Q and V. The steady state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-1-38535. The test circuit shall be maintained under document revision level control of the device manufacturer's TRB in accordance with MIL-I-38535 and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005.
- 4.4.3 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table II
- 4.4.4 Group E inspection. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein). RHA levels for device classes Q and V shall be M, D, L, R, F, G, and H and for device class M shall be M and D.
  - a. End-point electrical parameters shall be as specified in table II herein.
  - b. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-I-38535, appendix A, for the RHA level being tested. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-I-38535 for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at  $T_A$  = +25°C ±5°C, after exposure, to the subgroups specified in table II herein.
  - c. When specified in the purchase order or contract, a copy of the RHA delta limits shall be supplied.
  - 4.5 Methods of inspection. Methods of inspection shall be specified as follows:
- 4.5.1 <u>Voltage and current</u>. Unless otherwise specified, all voltages given are referenced to the microcircuit GND terminal. Currents given are conventional current and positive when flowing into the referenced terminal.

#### PACKAGING

5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-STD-883 (see 3.1 herein) for device class M and MIL-I-38535 for device classes Q and V.

TABLE II. <u>Electrical test requirements</u>.

Test requirements	Subgroups (in accordance with MIL-STD-883, TM 5005, table 1)	groups dance with 5, table III)		
	Device class M	Device class Q	Device class V	
Interim electrical parameters (see 4.2)		1	1	
Final electrical parameters (see 4.2)	1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11 1/	1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11 1/	1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11 <u>2</u> /	
Group A test requirements (see 4.4)	1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11	1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11	1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11	
Group C end-point electrical parameters (see 4.4)	1, 2, 3, 4, 5, 6	1, 2, 3, 4, 5, 6	1, 2, 3, 4, 5, 6 7, 8, 9, 10, 11	
Group D end-point electrical parameters (see 4.4)	1, 2, 3	1, 2, 3	1, 2, 3	
Group E end-point electrical parameters (see 4.4)	1, 4, 7, 9	1, 4, 7, 9	1, 4, 7, 9	

<sup>1/</sup> PDA applies to subgroups 1 and 4 (i.e.,  $I_{\rm CCT}$  only). 2/ PDA applies to subgroups 1, 4, and 7.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE <b>A</b>		5962-93025
		REVISION LEVEL	SHEET <b>16</b>

- 6. NOTES
- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
  - 6.1.2 Substitutability. Device class Q devices will replace device class M devices.
- 6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-973 using DD Form 1692, Engineering Change Proposal.
- 6.3 <u>Record of users</u>. Military and industrial users shall inform Defense Electronics Supply Center when a system application requires configuration control and which SMD's are applicable to that system. DESC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DESC-EC, telephone (513) 296-6047.
- 6.4 <u>Comments</u>. Comments on this drawing should be directed to DESC-EC, Dayton, Ohio 45444-5270, or telephone (513) 296-5377.
- 6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-I-38535 and MIL-STD-1331, and as follows:

GND .													Ground zero voltage potential.
Icc ·													Quiescent supply current.
III .													Input current low.
III .													Input current high.
Τ <u>΄</u> ".													
ŦΔ.													Ambient temperature.
V <sub>CC</sub> .													
CIN .													Input terminal-to-GND capacitance.
COUT													Output terminal-to-GND capacitance
-21 <sub>A</sub>	•	٠	•	•	٠	•	•	•	٠	•	•	•	Negative input clamp voltage.

6.6 One part - one part number system. The one part - one part number system described below has been developed to allow for transitions between identical generic devices covered by the three major microcircuit requirements documents (MIL-H-38534, MIL-I-38535, and 1.2.1 of MIL-STD-883) without the necessity for the generation of unique PIN's. The three military requirements documents represent different class levels, and previously when a device manufacturer upgraded military product from one class level to another, the benefits of the upgraded product were unavailable to the Original Equipment Manufacturer (OEM), that was contractually locked into the original unique PIN. By establishing a one part number system covering all three documents, the OEM can acquire to the highest class level available for a given generic device to meet system needs without modifying the original contract parts selection criteria.

Military documentation format	Example PIN <u>under new system</u>	Manufacturing source listing	Document <u>listing</u>
New MIL-H-38534 Standard Microcircuit Drawings	5962-XXXXXZZ(H or K)YY	QML - 38534	MIL-BUL-103
New MIL-I-38535 Standard Microcircuit Drawings	5962-XXXXXZZ(Q or V)YY	QML - 38535	MIL-BUL-103
New 1.2.1 of MIL-STD-883 Standard Microcircuit Drawings.	5962-XXXXXZZ(M)YY	MIL-BUL-103	MIL-BUL-103

- 6.7 Sources of supply.
- 6.7.1 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DESC-EC and have agreed to this drawing.
- 6.7.2 <u>Approved sources of supply for device class M</u>. Approved sources of supply for class M are listed in MIL-BUL-103. The vendors listed in MIL-BUL-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DESC-EC.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-93025
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 17

## STANDARD MICROCIRCUIT DRAWING SOURCE APPROVAL BULLETIN

DATE: 96-01-05

Approved sources of supply for SMD 5962-93025 are listed below for immediate acquisition only and shall be added to MIL-BUL-103 during the next revision. MIL-BUL-103 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DESC-EC. This bulletin is superseded by the next dated revision of MIL-BUL-103.

Standard microcircuit drawing PIN	Vendor CAGE number	Vendor similar PIN <u>1</u> /
5962-9302501MRX	61772	1DT54FCT2373TDB
5962-9302501MSX	61772	IDT54FCT2373TEB
5962-9302501M2X	61772	IDT54FCT2373TLB
5962-9302502MRX	61772	IDT54FCT2373ATOB
5962-9302502MSX	61772	IDT54FCT2373ATEB
5962-9302502M2X	61772	IDT54FCT2373ATLB
5962-9302503MRX	61772	IDT54FCT2373CTDB
5962-9302503MSX	61772	IDT54FCT2373CTEB
5962-9302503M2X	61772	IDT54FCT2373CTLB

1/ <u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE \_\_number

Vendor name and address

61772

Integrated Devices Technology Inc 3236 Scott Boulevard P.O. Box 58015 Santa Clara, CA 95052

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.