SN54AHCT573 ... J OR W PACKAGE

SCLS243L - OCTOBER 1995 - REVISED JANUARY 2000

- *EPIC*[™] (Enhanced-Performance Implanted CMOS) Process
- Inputs Are TTL-Voltage Compatible
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), Thin Very Small-Outline (DGV), Thin Shrink Small-Outline (PW), and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) DIPs

description

The 'AHCT573 devices are octal transparent D-type latches. When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is low, the Q outputs are latched at the logic levels of the D inputs.

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.

SN74AHCT573 DB, DGV, DW, N, OR PW PACKAGE (TOP VIEW)						
1D 🛽 2	19] 1Q					
2D 🛽 3	18] 2Q					
3D 🛽 4	17 🛛 3Q					
4D [5	16] 4Q					
5D [6	15 🛛 5Q					
6D [7	14 🛛 6Q					
7D 🛽 8	13] 7Q					
8D 🛽 9	12 3 8Q					
GND [10	11 🛛 LE					

SN54AHCT573 . . . FK PACKAGE (TOP VIEW)

	· · · · ·
	2D 1D 2C CC
3D 4D 5D 6D 7D	$\begin{bmatrix} 3 & 2 & 1 & 20 & 19 \\ 18 & 18 \\ 5 & 17 \\ 6 & 16 \\ 7 & 15 \\ 8 & 14 \\ 9 & 10 & 11 & 12 & 13 \end{bmatrix} 2Q$
	BND LE LE 7Q

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

OE does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN54AHCT573 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74AHCT573 is characterized for operation from –40°C to 85°C.

	(each latch)							
	INPUTS		OUTPUT					
OE	LE	D	Q					
L	Н	Н	Н					
L	Н	L	L					
L	L	Х	Q ₀ Z					
н	Х	Х	Z					

FUNCTION TABLE



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2000, Texas Instruments Incorporated On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.


SCLS243L - OCTOBER 1995 - REVISED JANUARY 2000

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



To Seven Other Channels

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[‡]

Supply voltage range, V_{CC} Input voltage range, V_{I} (see Note 1) Output voltage range, V_{O} (see Note 1) Input clamp current, I_{IK} ($V_{I} < 0$) Output clamp current, I_{OK} ($V_{O} < 0$ or $V_{O} > V_{C}$ Continuous output current, I_{O} ($V_{O} = 0$ to V_{CC}) Continuous current through V_{CC} or GND Package thermal impedance, θ_{JA} (see Note 2)): DB package DGV package DW package N package	$\begin{array}{cccc} -0.5 \ V \ to \ 7 \ V \\0.5 \ V \ to \ V_{CC} + 0.5 \ V \\20 \ mA \\ \pm 20 \ mA \\ \pm 20 \ mA \\ \pm 25 \ mA \\ \pm 75 \ mA \\ & 70^{\circ} C/W \\ & 92^{\circ} C/W \\ & 58^{\circ} C/W \\ & 69^{\circ} C/W \end{array}$
Storage temperature range, T _{stg}	PW package	83°C/W
Start Start Start		

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51.



SCLS243L - OCTOBER 1995 - REVISED JANUARY 2000

recommended operating conditions (see Note 3)

		SN54AH	SN54AHCT573		SN74AHCT573	
		MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage	4.5	5.5	4.5	5.5	V
VIH	High-level input voltage	2		2		V
VIL	Low-level input voltage		0.8		0.8	V
VI	Input voltage	0	5.5	0	5.5	V
Vo	Output voltage	0	VCC	0	VCC	V
ЮН	High-level output current		-8		-8	mA
IOL	Low-level output current		8		8	mA
$\Delta t/\Delta v$	Input transition rise or fall rate		20		20	ns/V
TA	Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	Vaa	T _A = 25°C			SN54AHCT573		SN74AHCT573		
PARAMETER	TEST CONDITIONS	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
Veu	I _{OH} = -50 μA	4.5 V	4.4	4.5		4.4		4.4		V
VOH	I _{OH} = -8 mA	4.5 V	3.94			3.8		3.8		v
Vei	I _{OL} = 50 μA	4.5 V			0.1		0.1		0.1	V
VOL	I _{OL} = 8 mA	4.5 V			0.36		0.44		0.44	v
Ц	$V_{I} = V_{CC} \text{ or } GND$	0 V to 5.5 V			±0.1		±1*		±1	μΑ
IOZ	$V_{O} = V_{CC}$ or GND	5.5 V			±0.25		±2.5		±2.5	μΑ
ICC	$V_{I} = V_{CC} \text{ or } GND, \qquad I_{O} = 0$	5.5 V			4		40		40	μΑ
∆ICC‡	One input at 3.4 V, Other inputs at V _{CC} or GND	5.5 V			1.35		1.5		1.5	mA
Ci	$V_I = V_{CC}$ or GND	5 V		2.5	10				10	pF
Co	$V_{O} = V_{CC}$ or GND	5 V		3						pF

* On products compliant to MIL-PRF-38535, this parameter is not production tested at V_{CC} = 0 V.

[†] This is the increase in supply current for each input at one of the specified TTL voltage levels rather than 0 V or V_{CC}.

timing requirements over recommended operating free-air temperature range, V_{cc} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

		T _A = 2	25°C	SN54AH	CT573	SN74AH	CT573	UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
tw	Pulse duration, LE high	5		5		5		ns
t _{su}	Setup time, data before LE \downarrow	3.5		3.5		3.5		ns
t _h	Hold time, data after LE \downarrow	1.5		1.5		1.5		ns



SCLS243L - OCTOBER 1995 - REVISED JANUARY 2000

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

00	•		73	0	,																						
PARAMETER	FROM	то	LOAD	Τį	λ = 25°C	;	SN54AH	CT573	SN74AH	CT573	UNIT																
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT																
^t PLH	D	Q	C _L = 15 pF		4.2*	6*	1*	6.5*	1	6.5	ns																
^t PHL	D	Q			5.1*	7*	1*	9*	1	9	115																
^t PLH	LE	Q	C _L = 15 pF		4.7*	6.5*	1*	7.5*	1	7.5	ns																
^t PHL		Q	0L = 13 pr		5.6*	7.5*	1*	9*	1	9	115																
^t PZH	OE	Q	C _L = 15 pF		4.1*	6.5*	1*	7*	1	7	ns																
^t PZL	OE	Q	0L = 13 pr		5.5*	7.5*	1*	10*	1	10	115																
^t PHZ	OE	Q	C _L = 15 pF		5.5*	8*	1*	11*	1	11	ns																
^t PLZ	ÛE		ý	ý	3	3	3	Š	3	3	3	3	3	3	3	~	4	3	~			5.4*	8*	1*	9.5*	1	9.5
^t PLH	D	Q	C _L = 50 pF		5.2	7	1	7.5	1	7.5	ns																
^t PHL	D	Q		Ğ	Š	Š	<u> </u>		Ğ	3	<u> </u>	Š	Ğ	3		~	3			6.1	8	1	10	1	10	115	
^t PLH	LE	Q	C _L = 50 pF		5.7	7.5	1	8.5	1	8.5	ns																
^t PHL		L Q	0L = 30 bi		6.6	8.5	1	10	1	10	115																
^t PZH	OE	Q	C _L = 50 pF		5.1	7.5	1	8	1	8	ns																
^t PZL	OE	Q	CL = 30 pr		6.5	8.5	1	11	1	11	115																
^t PHZ	OE	Q	C _L = 50 pF		6.7	9	1	12	1	12	ns																
^t PLZ	ÛE	Q	Q	Q	Q	Q	Q	Q	Q	Q	0L = 30 pr		6.4	9	1	10.5	1	10.5	115								
^t sk(o)			CL = 50 pF			1.5**				1.5	ns																

* On products compliant to MIL-PRF-38535, this parameter is not production tested.


** On products compliant to MIL-PRF-38535, this parameter does not apply.

operating characteristics, V_{CC} = 5 V, T_A = 25°C

	PARAMETER	TEST CO	ONDITIONS	TYP	UNIT
Cpd	Power dissipation capacitance	No load,	f = 1 MHz	16	pF



SCLS243L - OCTOBER 1995 - REVISED JANUARY 2000



PARAMETER MEASUREMENT INFORMATION

NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: $PRR \le 1$ MHz, $Z_O = 50 \Omega$, $t_f \le 3$ ns, $t_f \le 3$ ns.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated

🜵 Texas Instruments	THE WORLD LEADER IN DSP AND ANALOG
Products 💌	Development Tools
Search	□ Advanced Search □ TI Home □ TI&ME □ Employment □ Tech Support □ Comments □ Site Map □ TI Global

>> <u>Semiconductor Home</u> > <u>Products</u> > <u>Digital Logic</u> > Latches > <u>D-Type (3-State) Latches</u> >

SN54AHCT573, Octal Transparent D-type Latches With 3-State Outputs

Device Status: Active

- > Features
- > Datasheets
- > Pricing/Samples/Availability
- > Application Notes
- Related Documents
- Training

Parameter Name	SN54AHCT573
Voltage Nodes (V)	5
Vcc range (V)	4.5 to 5.5
Input Level	TTL
Output Level	CMOS
Output Drive (mA)	-8/8
No. of Outputs	8
Static Current	0.04
th (ns)	1.5
tpd(max) (ns)	12
tsu (ns)	3.5
Logic	True

Description

The 'AHCT573 devices are octal transparent D-type latches. When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is low, the Q outputs are latched at the logic levels of the D inputs.

A buffered output-enable (OE $\$) input can be used to place the eight outputs in either a normal logic state (high or low) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.

To ensure the high-impedance state during power up or power down, OE\ should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

OE\ does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN54AHCT573 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74AHCT573 is characterized for operation from -40°C to 85°C.

Features

- *EPIC*TM (Enhanced-Performance Implanted CMOS) Process
- Inputs Are TTL-Voltage Compatible
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), Thin Very Small-Outline (DGV), Thin Shrink Small-Outline (PW), and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) DIPs

EPIC is a trademark of Texas Instruments Incorporated.

To view the following documents, <u>Acrobat Reader 3.x</u> is required. To download a document to your hard drive, right-click on the link and choose 'Save'.

Datasheets

Full datasheet in Acrobat PDF: <u>scls243l.pdf</u> (86 KB) Full datasheet in Zipped PostScript: <u>scls243l.psz</u> (94 KB)

Pricing/Samples/Availability

Orderable Device	<u>Package</u>	<u>Pins</u>	<u>Temp (°C)</u>	<u>Status</u>	<u>Price/unit</u> <u>USD (100-999)</u>	<u>Pack Qty</u>	DSCC Number	<u>Availability / Samples</u>
5962-9685501QRA	<u>J</u>	20	-55 TO 125	ACTIVE	5.85	1		Check stock or order
SNJ54AHCT573FK	<u>FK</u>	20	-55 TO 125	ACTIVE	11.52	1	5962-9685501Q2A	Check stock or order
SNJ54AHCT573J	Ī	20	-55 TO 125	ACTIVE	5.85	1		Check stock or order
SNJ54AHCT573W	W	20	-55 TO 125	ACTIVE	12.11	1	5962-9685501QSA	Check stock or order

Application Reports

View Application Reports for Digital Logic

- <u>AHC/AHCT Designer's Guide February 2000</u> (SCLA013D Updated: 02/24/2000)
- Advanced High-Speed CMOS (AHC) Logic Family (SCAA034B Updated: 01/01/1998)
- Bus-Interface Devices With Output-Damping Resistors Or Reduced-Drive Outputs (SCBA012A Updated: 08/01/1997)
- CMOS Power Consumption And CPD Calculation (SCAA035B Updated: 06/01/1997)
- Implications Of Slow Or Floating CMOS Inputs (SCBA004C Updated: 02/01/1998)
- Live Insertion (SDYA012 Updated: 10/01/1996)
- Migration From 3.3-V To 2.5-V Power Supplies For Logic Devices (SCEA005 Updated: 12/01/1997)

Related Documents

- Documentation Rules (SAP) And Ordering Information (SZZU001B, 4 KB Updated: 05/06/1999)
- Logic Selection Guide Second Half 2000 (SDYU001N, 5035 KB Updated: 04/17/2000)
- MicroStar Junior BGA Design Summary (SCET004, 284 KB Updated: 07/28/2000)
- More Power In Less Space Technical Article (SCAU001A, 850 KB Updated: 03/01/1996)

Table Data Updated on: 9/7/2000

© Copyright 2000 Texas Instruments Incorporated. All rights reserved. Trademarks | Privacy Policy

TEXAS INSTRUMENTS