SN54HC373, SN74HC373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCLS140A - DECEMBER 1982 - REVISED JANUARY 1996

- Eight High-Current Latches in a Single Package
- High-Current 3-State True Outputs Can Drive up to 15 LSTTL Loads
- Full Parallel Access for Loading
- Package Options include Plastic Small-Outline (DW), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW), and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs

description

These 8-bit latches feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.


The eight latches of the 'HC373 are transparent D-type latches. While the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the levels that were set up at the D inputs.

An output-enable (\overline{OE}) input places the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.

SN54HC373...J OR W PACKAGE SN74HC373...DB, DW, N, OR PW PACKAGE ITOP VIEW)

ŌĒ [1	\bigcup_{20}	
1Q 🛮 2	19	8Q
1D 🛮 3	18] 8D
2D 🛮 4	17] 7D
2Q 🛮 5	16] 7Q
3Q 🛮 6	15] 6Q
3D 🛮 7	14] 6D
4D 🛮 8	13] 5D
4Q 🗓 9	12] 5Q
GND [] 10	11	LE

SN54HC373 . . . FK PACKAGE (TOP VIEW)




OE does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are off.

The SN54HC373 is characterized for operation over the full military temperature range of ~55°C to 125°C. The SN74HC373 is characterized for operation from ~40°C to 85°C.

FUNCTION TABLE (each latch)


	•		•
	INPUTS		OUTPUT
ŌĒ	LE	D	a
L	Н	Н	н
L	н	L	L
L	L	X	Q ₀
н	X	X	Z

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



SN54HC373, SN74HC373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCLS140A - DECEMBER 1982 - REVISED JANUARY 1996

absolute maximum ratings over operating free-air temperature ranget

Supply voltage range, V_{CC}	
Storage temperature range, T _{stg}	PW package 0.7 W65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

recommended operating conditions

			SI	SN54HC373		18	174HC37	'3	11807
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage		2	5	6	2	5	6	٧
		V _{CC} = 2 V	1.5			1.5			
VIH	High-level input voltage	V _{CC} = 4.5 V	3.15			3.15			V
		V _{CC} = 6 V	4.2			4.2			
		V _{CC} = 2 V	0		0.5	Ó		0.5	
٧ _{IL}	Low-level input voltage	V _{CC} = 4.5 V	0		1.35	0		1.35	V
		V _{CC} = 6 V	0		1.8	0		1.8	
۷į	Input voltage		0		S	0		VCC	٧
٧o	Output voltage		0		VCC	0		VCC	V
		V _{CC} = 2 V	0		1000	0		1000	
tt	Input transition (rise and fall) time	V _{CC} = 4.5 V	0		500	0		500	ns
		V _{CC} = 6 V	0		400	0		400	
TA	Operating free-air temperature	-	-55		125	-4 0		85	°C

The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the N package, which has a trace length of zero.

SN54HC373, SN74HC373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS SCLS140A - DECEMBER 1982 - REVISED JANUARY 1996

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST C	TEST CONDITIONS		T	A = 25°C	;	SN54H	IC373	SN74H	C373	UNIT		
PARAMETER	lesi co	JADITIONS	Vcc	MIN	MIN TYP MAX MIN MAX		MIN MAX		UNII				
			2 V	1.9	1.998		1.9		1.9				
		IOH = -20 μA	4.5 V	4.4	4.499		4.4		4.4				
Voн	VI = VIH or VIL		6 V	5.9	5.999		5.9		5.9		V		
		IOH = -6 mA	4.5 V	3.98	4.3		3.7		3.84				
		IOH = -7.8 mA	6 V	5.48	5.8		5.2		5.34				
•	VI = VIH or VIL	VI = VIH or VIL		2 V		0.002	0.1		0.1		0.1		
			I _{OL} = 20 μA	4.5 V		0.001	0.1		0.1		0.1		
VOL			VI = VIH or VIL	VI = VIH or VIL	V _I = V _{IH} or V _{IL}		6 V		0.001	0.1		0.1	
		IOL = 6 mA	4.5 V		0.17	0.26		0.4		0.33			
		IOL = 7.8 mA	6 V		0.15	0.26		0.4		0.33			
Ч	VI = VCC or 0		6 V	_	±0.1	±100		±1000		±1000	nA		
loz	VO = VCC or 0		6 V		±0.01	±0.5		±10		±5	μА		
lcc	VI = VCC or 0,	IO = 0	6 V			. 8		160		80	μА		
Ci			2 V to 6 V		3	10		10		10	рF		

timing requirements over recommended operating free-air temperature range (unless otherwise noted)

		Vac		25°C	SN54F	IC373	SN74H	IC373	UNIT
		VCC	MIN	MAX	MIN	MAX	MIN	MAX	UNII
		2 V	80		120		100		
tw	Pulse duration, LE high	4.5 V	16		24		20		ns
		6 V	14		20		17		
		2 V	50		75		63		
tsu	Setup time, data before LE↓	4.5 V	10		15		13		ns
		6 V	9		13		11		
		2 V	20		26		24		
th	Hold time, data after LE↓	4.5 V	10		13		12		ns
		6 V	10		13		12		

SN54HC373, SN74HC373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCLS140A - DECEMBER 1982 - REVISED JANUARY 1996

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	V	T,	4 = 25°C	•	SN54F	IC373	SN74F	IC373	UNIT
PANAMETER	(INPUT)	(OUTPUT)	Vcc	MIN	MIN TYP MAX		MIN MAX MIN N		XAM V		
			2 V		58	150		225		190	
	D	Q	4.5 V		15	30		45		38	
			6 V		13	26		38		32	
^t pd			2 V		73	175		265		220	ns
	LE	LE Any Q	4.5 V		18	35		53		44	
				6 V		15	30		45		38
			2 V		65	150		225		190	
t _{en}	ŌĒ	Any Q	4.5 V		17	30		45		38	ns
			6 V		14	26		38		32	
			2 V		50	150		225		190	
^t dis	ŌĔ	Any Q	4.5 V		15	30		45		38	ns
			6 V		13	26		38		32	
			2 V		28	60		90	-	75	
tę		Any Q	4.5 V		8	12		18	_	15	ns
			6 V		6	10		15		13	


switching characteristics over recommended operating free-air temperature range, C_L = 150 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	7	TA	\ = 25°C		SN54F	IC373	SN74H	C373		
PANAMETER	(INPUT)	(OUTPUT)	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	דואט	
	D		2 V		82	200		300		250		
İ		a	4.5 V		22	40		60		50	l	
L			6 V		19	34		51		43	١	
t _{pd}	LE		2 V		100	225		335		285	ns	
1		LE	Any Q	Any Q	4.5 V		24	45		67		57
			6 V		20	38		57		48		
			2 V		90	200		300		250		
t _{en} ÖE	ŌĒ	Any Q	4.5 V		23	40		60		50	ns	
		6 V		19	34		51		43	1		
			2 V		45	210		315		265		
tt		Any Q	4.5 V		17	42		63		53	ns	
		1	6 V		13	36		53		45	1	


operating characteristics, T_A = 25°C


	PARAMETER	TEST CONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance per latch	No load	100	pF

PARAMETER MEASUREMENT INFORMATION





PARAI	METER	RL	CL	S1	S2
	tpZH 1 kΩ or		Open	Closed	
t _{en}	tpzL	1 10.2	150 pF	Closed	Open
	tPHZ	1 kΩ	50 pF	Open	Closed
^t dis	tpLZ	1 K22	30 pr	Closed	Open
t _{pd} or	tt	_	50 pF or 150 pF	Open	Open





VOLTAGE WAVEFORMS
SETUP AND HOLD AND INPUT RISE AND FALL TIMES





PROPAGATION DELAY AND OUTPUT TRANSITION TIMES

VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES FOR 3-STATE OUTPUTS

NOTES: A. C_L includes probe and test-fixture capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR ≤ 1 MHz, Z_O = 50 Ω, t_f = 6 ns, t_f = 6 ns.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. tpLZ and tpHZ are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms

