SN54LS373, SN54LS374, SN54S373, SN54S374, SN74LS373, SN74LS374, SN74S373, SN74S374 OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS

SDLS165 - OCTOBER 1975 - REVISED MARCH 1988

- Choice of 8 Latches or 8 D-Type Flip-Flops In a Single Package
- 3-State Bus-Driving Outputs
- Full Parallel-Access for Loading
- Buffered Control Inputs
- Clock/Enable Input Has Hysteresis to Improve Noise Rejection ('S373 and 'S374)
- P-N-P Inputs Reduce D-C Loading on Data Lines ('S373 and 'S374)

'LS373, 'S373 FUNCTION TABLE

OUTPUT	ENABLE	D	OUTPUT
ENABLE	LATCH		001101
L	H	Н	н
L	н	L	L
L	L	X	α_0
H	X	X	Z

'LS374, 'S374 FUNCTION TABLE


OUTPUT ENABLE	сьоск	D	ОИТРИТ
L	1	Н	Н
L	↑	L	L
L	L	X	α ₀
Н	×	Χ	z

description


These 8-bit registers feature three-state outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. The high-impedance third state and increased high-logic-level drive provide these registers with the capability of being connected directly to and driving the bus lines in a bus-organized system without need for interface or pull-up components. They are particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight latches of the 'LS373 and 'S373 are transparent D-type latches meaning that while the enable (C) is high the Q outputs will follow the data (D) inputs. When the enable is taken low the output will be latched at the level of the data that was set up.

SN54LS373, SN54LS374, SN54S373, SN54S374 . . . J OR W PACKAGE SN74LS373, SN74LS374, SN74S373, SN74S374 . . . DW OR N PACKAGE (TOP VIEW)



SN54LS373, SN54LS374, SN54S373, SN54S374 . . . FK PACKAGE (TOP VIEW)



[†]C for 'LS373 and 'S373; CLK for 'LS374 and 'S374.



OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS

SDLS165 – OCTOBER 1975 – REVISED MARCH 1988

description (continued)


The eight flip-flops of the 'LS374 and 'S374 are edge-triggered D-type flip-flops. On the positive transition of the clock, the Q outputs will be set to the logic states that were setup at the D inputs.

Schmitt-trigger buffered inputs at the enable/clock lines of the 'S373 and 'S374 devices, simplify system design as ac and do noise rejection is improved by typically 400 mV due to the input hysteresis. A buffered output control input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state the outputs neither load nor drive the bus lines significantly.

The output control does not affect the internal operation of the latches or flip-flops. That is, the old data can be retained or new data can be entered even while the outputs are off.


logic diagrams (positive logic)

'LS373, 'S373 TRANSPARENT LATCHES



Pin numbers shown are for DW, J, N, and W packages.

'LS374, 'S374 POSITIVE-EDGE-TRIGGERED FLIP-FLOPS







SDLS165 - OCTOBER 1975 - REVISED MARCH 1988

schematic of inputs and outputs

'LS373



'LS374



SN54LS373, SN54LS374, SN54S373, SN54S374, SN74LS373, SN74LS374, SN74S373, SN74S374 OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS

SDLS165 - OCTOBER 1975 - REVISED MARCH 1988

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC} (see Note 1)															. 7 V
Input voltage															7 V
Off-state output voltage															5.5 V
Operating free-air temperature range	: SN	54L	S'.									_	55°	C to	125°C
	SN	174L	S'.										(°C	to 70°C
Storage temperature range													6E°	C +	150°C

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

			SN54L		SN54LS'			SN74LS'			
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT		
Vcc	Supply voltage		4.5	5	5.5	4.75	5	5.25	V		
۷он	High-level output voltage				5.5			5.5	V		
Іон	High-level output current				- 1			- 2.6	mA		
loL	Low-level output current				12			24	mA		
t _w	Pulse duration	CLK high	15			15			ns		
·W	Taise delation	CLK low	15			15			113		
	Data satura tima	'LS373	5	ļ		5.					
t _{su}	Data setup time	'LS374	20	t		201	1		ns		
	Data halida	'LS373	20	ļ		20	,				
th	Data hold time	'LS374†	5	t		01	1		ns		
TA	Operating free-air temperature		- 55		125	0		70	°C		

[†]The t_h specification applies only for data frequency below 10 MHz. Designs above 10 MHz should use a minimum of 5 ns. (Commercial only)

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TECT COMPLETION	ınt		SN54LS	•		SN74LS	,	
	PARAMETER	TEST CONDITION	NS'	MIN	TYP [‡]	MAX	MIN	TYP‡	MAX	UNIT
VIH	High-level input voltage			2			2			V
VIL	Low-level input voltage					0.7			0.8	V
VIK	Input clamp voltage	$V_{CC} = MIN$, $I_I = -18 \text{ mA}$				-1.5			-1.5	V
V _{OH}	High-level output voltage	$V_{CC} = MIN$, $V_{IH} = 2 V$, $V_{IL} = V_{IL} max$, $i_{OH} = MAX$		2.4	3.4		2.4	3.1		V
VOL	Low-level output voltage	V _{CC} = MIN, V _{IH} = 2 V,	IOL = 12 mA		0.25	0.4		0.25	0.4	V
VOL	Low-rever output vortage	V _I L = V _I Lmax	IOL = 24 mA					0.35	0.5	\ \
lozu	Off-state output current,	V _{CC} = MAX, V _{IH} = 2 V,				20			20	
lozh	high-level voltage applied	V _O = 2.7 V				20			20	μА
low.	Off-state output current,	V _{CC} = MAX, V _{IH} = 2 V,				20				
IOZL	low-level voltage applied	V _O = 0.4 V				-20			-20	μΑ
1.	Input current at	VMAY V-7V				0.1				
11	maximum input voltage	$V_{CC} = MAX, V_1 = 7 V$				0.1			0.1	mA
IIH	High-level input current	V _{CC} = MAX, V _I = 2.7 V				20			20	μА
IL	Low-level input current	V _{CC} = MAX, V _I = 0.4 V	771.0			-0.4		***************************************	-0.4	mA
los	Short-circuit output current§	V _{CC} = MAX		-30		-130	-30		-130	mA
loo	Supply current	V _{CC} = MAX,	'LS373		24	40		24	40	
lcc	Supply culterit	Output control at 4.5 V	'LS374		27	40		27	40	mA

 $^{^\}dagger$ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. ‡All typical values are at V_{CC} = 5 V, T_A = 25°C. § Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.



SN54LS373, SN54LS374, SN54S373, SN54S374, SN74LS373, SN74LS374, SN74S373, SN74LS374, SN74S374, SN74S374 OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS

SDLS165 - OCTOBER 1975 - REVISED MARCH 1988

switching characteristics, VCC = 5 V, TA = 25°C

PARAMETER	FROM	то	TECT CONDITIONS		'LS373			'LS374		LIBUAT
PARAIVIETER	(INPUT)	(OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
f _{max}							35	50		MHz
tPLH	Data	Any Q			12	18				
tPHL	Data	Anyu	C. 45 - 5 B. 667.0		12	18				ns
^t PLH	Clock or	A = 11 O	$C_L = 45 \text{ pF}, R_L = 667 \Omega$ See Notes 2 and 3		20	30		15	28	
tPHL	enable	Any Q	See Notes 2 and 3		18	30		19	28	ns
[†] PZH	Output	A O			15	28		20	26	
tpZL	Control	Any Q			25	36		21	28	ns
to	Output	Any Q			15	25		15	28	
^t PHZ	Control	Aily U	$C_{L} = 5 \text{ pF}, R_{L} = 667 \Omega$		15	25		15	28	ns
*	Output	A=:: O	See Note 3		10	20		10	20	
^t PLZ	Control	Any Q			12	20		12	20	ns

NOTES: 2. Maximum clock frequency is tested with all outputs loaded.

3. Load circuits and voltage waveforms are shown in Section 1.

f_{max} ≡ maximum clock frequency

tpLH ≡ propagation delay time, low-to-high-level output tpHL ≡ propagation delay time, high-to-low-level output


tpZH ≡ output enable time to high level tpZL ≡ output enable time to low level tpHZ ≡ output disable time from high level tpLZ ≡ output disable time from low level




OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS

SDLS165 - OCTOBER 1975 - REVISED MARCH 1988

schematic of inputs and outputs





absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

7 V
5.5 V
5.5 V
125°C
70°C
150°C

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

			SN54S'			SN74S'		1
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}		4.5	5	5.5	4.75	5	5.25	V
High-level output voltage, VOH				5.5			5.5	V
High-level output current, IOH				-2			-6.5	mA
Width of clock/enable pulse, t _W	High	6			6			
width of clock/enable pulse, t _W	Low	7.3			7.3			ns
Date setup time t	'S373	01			01			
Data setup time, t _{su}	'S374	5↑			5↑			ns
Data hold time, th	'S373	10↓			10↓			
Data nois time, th	'S374	2↑			2↑			ns
Operating free-air temperature, TA		-55		125	0		70	°c



electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PAR	AMETER		TEST CO	NDITIONS†	***************************************	MIN	TYP [‡]	MAX	UNIT
VIH						2			V
VIL								0.8	V
VIK		V _{CC} = MIN,	$I_I = -18 \text{ mA}$					-1.2	V
VOH	SN54S' SN74S'	V _{CC} = MIN,	V _{IH} = 2 V,	V _{IL} = 0.8 V,	I _{OH} = MAX	2.4	3.4		٧
VOL		V _{CC} = MIN,	$V_{jH} = 2 V$	V _{IL} = 0.8 V,	I _{OL} = 20 mA			0.5	٧
lozh		V _{CC} = MAX,	$V_{IH} = 2 V$,	V _O = 2.4 V				50	μΑ
IOZL		V _{CC} = MAX,	$V_{IH} = 2 V$,	V _O = 0.5 V				- 50	μΑ
l _l		$V_{CC} = MAX,$	V _I = 5.5 V					1	mA
ΉΗ		V _{CC} = MAX,	$V_1 = 2.7 V$					50	μΑ
IIL		$V_{CC} = MAX$,	$V_1 = 0.5 V$					- 250	μА
los§		V _{CC} = MAX				-40		- 100	mA
					outputs high			160	
			'S373		outputs low			160	
					outputs disabled			190]
1cc		V _{CC} = MAX			outputs high			110	mA
			'S374		outputs low			140]
			33/4		outputs disabled			160]
				CLK and OC a	at 4 V, D inputs at 0 V			180]

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

DADAMETED	FROM	то	TEST CONDITIONS		'S373			' S374		UNIT
PARAMETER	(INPUT)	(OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNII
fmax							75	100		MHz
^t PLH	Data	Any Q	1		7	12				
^t PHL	Data	Any U	0 - 15 - 5		7	12				ns
^t PLH	Clock or	A O	$C_L = 15 \text{ pF}, R_L = 280 \Omega,$ See Notes 2 and 4		7	14		8	15	
tPHL	enable	Any Q	See Notes 2 and 4		12	18		11	17	ns
^t PZH	Output	A O	1		8	15		8	15	
^t PZL	Control	Any Q			11	18		11	18	ns
^t PHZ	Output	4	C _L = 5 pF, R _L = 280 Ω,		6	9		5	9	
tPLZ	Control	Any Q	See Note 3		8	12		7	12	ns

NOTES: 2. Maximum clock frequency is tested with all outputs loaded.

4. Load circuits and voltage waveforms are shown in Section 1.

f_{max} = maximum clock frequency

tpLH ≡ propagation delay time, low-to-high-level output

tpHL ≡ propagation delay time, high-to-low-level output

 $t_{PZH} \equiv output$ enable time to high level

tpZL ≡ output enable time to low level

 t_{PHZ} = output disable time from high level

tpLZ ≡ output disable time from low level




 $^{^{\}ddagger}$ All typical values are at $V_{CC} = 5 \text{ V}$, $T_{A} = 25 ^{\circ}\text{C}$.


Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS

SDLS165 - OCTOBER 1975 - REVISED MARCH 1988

TYPICAL APPLICATION DATA





EXPANDABLE 4-WORD-BY-8-BIT GENERAL REGISTER FILE 'LS374 OR 'S374 1/2 SN74LS139 OR SN74S139 'LS374 OR 'S374 Υ1 **Y2 ENABLE SELECT** Υ3 'LS374 OR 'S374 'LS374 OR 'S374 Y0 1/2 SN74LS139 Y2 **Y3** OR SN74S139 В CLOCK SELECT CLOCK



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated

TEXAS INSTRUMENTS	THE WORLD	LEADER	IN DSP AN	ANALOG
	☐ Advanced Search	TI Home	TI_ME	Employment
	Tech Support	Comments	Site Map	TI Global

PRODUCT FOLDER | PRODUCT INFO: FEATURES | DESCRIPTION | DATASHEETS | PRICING/AVAILABILITY | APPLICATION NOTES | RELATED DOCUMENTS

PRODUCT SUPPORT: TRAINING

SN54LS373, Octal D-type Transparent Latches And Edge-Triggered Flip-Flops with 3-state Outputs

DEVICE STATUS: ACTIVE

PARAMETER NAME	SN54LS373
Voltage Nodes (V)	5
Vcc range (V)	4.5 to 5.5
Input Level	TTL
Output Level	TTL
No. of Outputs	8
Logic	True

FEATURES □Back to Top

- Choice of 8 Latches or 8 D-Type Flip-Flops In a Single Package
- 3-State Bus-Driving Outputs
- Full Parallel-Access for Loading
- Buffered Control Inputs
- Clock/Enable Input Has Hysteresis to Improve Noise Rejection ('S373 and 'S374)
- P-N-P Inputs Reduce D-C Loading on Data Lines ('S373 and 'S374)

DESCRIPTION

□Back to Top

These 8-bit registers feature three-state outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. The high-impedance third state and increased high-logic-level drive provide these registers with the capability of being connected directly to and driving the bus lines in a bus-organized system without need for interface or pull-up components. They are particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight latches of the 'LS373 and 'S373 are transparent D-type latches meaning that while the enable (C) is high the Q outputs will follow the data (D) inputs. When the enable is taken low the output will be latched at the level of the data that was set up.

The eight flip-flops of the 'LS374 and 'S374 are edge-triggered D-type flip-flops. On the positive transition of the clock, the Q outputs will be set to the logic states that were setup at the D inputs.

Schmitt-trigger buffered inputs at the enable/clock lines of the 'S373 and 'S374 devices, simplify system design as ac and dc noise rejection is improved by typically 400 mV due to the input hysteresis. A buffered output control input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state the outputs neither load nor drive the bus lines significantly.

Product Folder: SN54LS373, Octal D-type Transparent Latches And Edge-Triggered Flip-Flops with 3-state Outputs

The output control does not affect the internal operation of the latches or flip-flops. That is, the old data can be retained or new data can be entered even while the outputs are off.

TECHNICAL DOCUMENTS □Back to Top

To view the following documents, <u>Acrobat Reader 3.x</u> is required.

To download a document to your hard drive, right-click on the link and choose 'Save'.

DATASHEET □Back to Top

Full datasheet in Acrobat PDF: sdls165.pdf (331 KB) (Updated: 03/01/1988)

Full datasheet in Zipped PostScript: sdls165.psz (610 KB)

APPLICATION NOTES

Back to Top

View Application Reports for <u>Digital Logic</u>

- Designing With Logic (SDYA009C Updated: 06/01/1997)
- Designing with the SN54/74LS123 (SDLA006A Updated: 03/01/1997)
- Input And Output Characteristics Of Digital Integrated Circuits (SDYA010 Updated: 10/01/1996)
- Live Insertion (SDYA012 Updated: 10/01/1996)

RELATED DOCUMENTS

Back to Top

- <u>Documentation Rules (SAP) And Ordering Information</u> (SZZU001B, 4 KB Updated: 05/06/1999)
- Logic Selection Guide Second Half 2000 (SDYU001N, 5035 KB Updated: 04/17/2000)
- MicroStar Junior BGA Design Summary (SCET004, 167 KB Updated: 07/28/2000)
- More Power In Less Space Technical Article (SCAU001A, 850 KB Updated: 03/01/1996)

PRICING/AVAILABILITY

□Back to Top

ORDERABLE DEVICE	PACKAGE	PINS	<u>TEMP</u> (°C)	STATUS	BUDGETARY PRICE USS/UNIT QTY=1000+	PACK QTY	<u>DSCC</u> <u>NUMBER</u>	PRICING/AVAILABILITY
JM38510/32502B2A	<u>FK</u>	20	-55 TO 125	ACTIVE	9.81	1		Check stock or order
JM38510/32502BRA	J	20	-55 TO 125	ACTIVE	3.13	1		Check stock or order
JM38510/32502BSA	<u>w</u>	20	-55 TO 125	ACTIVE	10.37	1		Check stock or order
SN54LS373J	<u>J</u>	20	-55 TO 125	ACTIVE	1.52	1		Check stock or order
SNJ54LS373FK	<u>FK</u>	20	-55 TO 125	ACTIVE	8.01	1		Check stock or order
SNJ54LS373J	J	20	-55 TO 125	ACTIVE	1.79	1		Check stock or order
SNJ54LS373W	<u>w</u>	20	-55 TO 125	ACTIVE	9.30	1		Check stock or order

Table Data Updated on: 11/9/2000

© Copyright 2000 Texas Instruments Incorporated. All rights reserved. Trademarks | Privacy Policy | Important Notice