

# TC74HCT374AP/AF/AFW

# TC74HCT534AP/AF

OCTAL D-TYPE FLIP-FLOP WITH 3-STATE OUTPUT  
 TC74HCT374AP/AF/AFW NON-INVERTING  
 TC74HCT534AP/AF INVERTING

The TC74HCT374A and HCT534A are high speed CMOS OCTAL FLIP-FLOPs with 3-STATE OUTPUT fabricated with silicon gate C<sup>2</sup>MOS technology.

They achieve the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

Their inputs are compatible with TTL, NMOS, and CMOS output voltage levels.


These 8-bit D-type flip-flops are controlled by a clock input (CK) and an output enable input ( $\overline{OE}$ ).

The TC74HCT374A has non-inverting outputs, and the TC74HCT534A has inverting outputs.



All inputs are equipped with protection circuits against static discharge or transient excess voltage.

## FEATURES:

- High Speed .....  $f_{MAX}=41MHz$ (Typ.) at  $V_{CC}=5V$
- Low Power Dissipation .....  $I_{CC}=4\mu A$ (Max.) at  $T_a=25^{\circ}C$
- Compatible with TTL outputs ...  $V_{IH}=2V$  (Min.)  
 $V_{IL}=0.8V$  (Max.)
- Wide interfacing ability ..... LSTTL, NMOS, CMOS
- Output Drive Capability ..... 15 LSTTL Loads
- Symmetrical Output Impedance ...  $|I_{OH}|=I_{OL}=6mA$  (Min.)
- Balanced Propagation Delays .....  $t_{PLH}=t_{PHL}$
- Pin and Function Compatible with 74LS374/534



## PIN ASSIGNMENT



## TRUTH TABLE



INPUTS			OUTPUTS	
$\overline{OE}$	CK	D	$Q(T374A)$	$\overline{Q}(T534A)$
H	X	X	Z	Z
L	X	X	$Q_n$	$\overline{Q}_n$
L	L	L	L	H
L	H	H	H	L

X : Don't Care

Z : High Impedance


$Q_n$  ( $\overline{Q}_n$ ) : No Change

IEC LOGIC SYMBOL




SYSTEM DIAGRAM

**TC74HCT374A**



**TC74HCT534A**



TC74HCT374AP/AF/AFW 534AP/AF-2

### ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	$V_{CC}$	-0.5 ~ 7	V
DC Input Voltage	$V_{IN}$	-0.5 ~ $V_{CC} + 0.5$	V
DC Output Voltage	$V_{OUT}$	-0.5 ~ $V_{CC} + 0.5$	V
Input Diode Current	$I_{IN}$	$\pm 20$	mA
Output Diode Current	$I_{OK}$	$\pm 20$	mA
DC Output Current	$I_{OUT}$	$\pm 35$	mA
DC $V_{OL}$ / Ground Current	$I_{CC}$	$\pm 75$	mA
Power Dissipation	$P_D$	500(DIP)* / 180(MFP)	mW
Storage Temperature	$T_{STG}$	-65 ~ 150	°C
Lead Temperature 10sec	$T_L$	300	°C

\*500mW in the range of  $T_a = -40^{\circ}\text{C} \sim 65^{\circ}\text{C}$ . From  $T_a = 65^{\circ}\text{C}$  to  $85^{\circ}\text{C}$  a derating factor of  $-10\text{mW}/^{\circ}\text{C}$  shall be applied until 300mW.

### RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage	$V_{CC}$	4.5 ~ 5.5	V
Input Voltage	$V_{IN}$	0 ~ $V_{CC}$	V
Output Voltage	$V_{OUT}$	0 ~ $V_{CC}$	V
Operating Temperature	$T_{OPR}$	-40 ~ 85	°C
Input Rise and Fall Time	$t_r, t_f$	0 ~ 500	ns

### DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	$V_{CC}$	Ta=25°C			Ta=-40 ~ 85°C		UNIT
				MIN.	Typ.	MAX.	MIN.	MAX.	
High-Level Input Voltage	$V_{IH}$		4.5 5.5	2.0	-	-	2.0	-	V
Low-Level Input Voltage	$V_{IL}$		4.5 5.5	-	-	0.8	-	0.8	V
High-Level Output Voltage	$V_{OH}$	$V_{IN} = V_{IH}$ or $V_{IL}$	$I_{OH} = -20 \mu\text{A}$ $I_{OH} = -6 \text{ mA}$	4.5 4.5	4.4 4.18	4.5 4.31	- -	4.4 4.13	- -
Low-Level Output Voltage	$V_{OL}$	$V_{IN} = V_{IH}$ or $V_{IL}$	$I_{OL} = 20 \mu\text{A}$ $I_{OL} = 6 \text{ mA}$	4.5	-	0.0 0.17	0.1 0.26	- -	0.1 0.33
3-State Output Off-State Current	$I_{OZ}$	$V_{IN} = V_{IH}$ or $V_{IL}$ $V_{OUT} = V_{CC}$ or GND	5.5	-	-	$\pm 0.5$	-	$\pm 5.0$	$\mu\text{A}$
Input Leakage Current	$I_{IN}$	$V_{IN} = V_{CC}$ or GND	5.5	-	-	$\pm 0.1$	-	$\pm 1.0$	$\mu\text{A}$
	$I_{CC}$	$V_{IN} = V_{CC}$ or GND	5.5	-	-	4.0	-	40.0	
Quiescent Supply Current	$\Delta I_{CC}$	PER INPUT: $V_{IN}=0.5\text{V}$ or $2.4\text{V}$ OTHER INPUT: $V_{IN}$ or GND	5.5	-	-	2.0	-	2.9	mA

**TIMING REQUIREMENTS (Input  $t_r=t_f=6\text{ns}$ )**

PARAMETER	SYMBOL	TEST CONDITION	$V_{CC}$	Ta=25°C		Ta=-40 ~ 85°C	UNIT
				TYP.	LIMIT	LIMIT	
Minimum Pulse Width (CK)	$t_{W(H)}$ $t_{W(L)}$		4.5	—	15	19	ns
			5.5	—	14	17	
Minimum Set-up Time (Dn)	$t_s$		4.5	—	15	19	ns
			5.5	—	14	17	
Minimum Hold Time (Dn)	$t_h$		4.5	—	0	0	
			5.5	—	0	0	
Clock Frequency	f		4.5	—	31	25	MHz
			5.5	—	37	30	

**AC ELECTRICAL CHARACTERISTICS (Input  $t_r=t_f=6\text{ns}$ )**

PARAMETER	SYMBOL	TEST CONDITION	CL	$V_{CC}$	Ta=25°C			Ta=-40 ~ 85°C		UNIT	
					MIN.	TYP.	MAX.	MIN.	MAX.		
Output Transition Time	$t_{TLH}$ $t_{THL}$		50	4.5	—	7	12	—	15	ns	
				5.5	—	6	11	—	14		
Propagation Delay Time (CK-Q, Q)	$t_{PLH}$ $t_{PHL}$		50	4.5	—	20	30	—	38		
				5.5	—	17	25	—	31		
	$t_{PLH}$ $t_{PHL}$		150	4.5	—	25	38	—	48		
				5.5	—	22	33	—	41		
Output Enable time	$t_{PZL}$ $t_{PZH}$	$R_L = 1 \text{ k}\Omega$	50	4.5	—	17	30	—	38		
				5.5	—	14	25	—	31		
	$t_{PZL}$ $t_{PZH}$		150	4.5	—	25	38	—	48		
				5.5	—	19	33	—	41		
Output Disable time	$t_{PDL}$ $t_{PHZ}$	$R_L = 1 \text{ k}\Omega$	50	4.5	—	16	28	—	35	pF	
				5.5	—	14	24	—	30		
Maximum Clock Frequency	$f_{MAX}$		50	4.5	31	50	—	25	—		
Input Capacitance	$C_{IN}$				—	5	10	—	10		
Output Capacitance	$C_{OUT}$				—	10	—	—	—		
Power Dissipation Capacitance	$C_{PD(1)}$				—	48	—	—	—		

Note(1)  $C_{PD}$  is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

$$I_{CC\,avg} = C_{PD} \cdot V_{CC} \cdot f_N + I_{CC} / 8(\text{per bit})$$

And the total  $C_{PD}$  when n pcs. of Flip Flop operate can be gained by the following equation:

$$C_{PD(\text{total})} = 30 + 18 \cdot n$$