*O*11559 **Am54/74174 • Am54/74175**

Hex / Quadruple D-Type Flip-Flops with Clear

Distinctive Characteristics

:vel

:vel

CC

Buffered clock and direct clear inputs.

Individual data input to each flip-flop.


- 35 MHz typical clock frequency.
- 100% reliability assurance testing in compliance with MIL-STD-883.

FUNCTIONAL DESCRIPTION

The Am54/74174 is a hex positive-edge-triggered D-type parallel register. The Am54/74175 is a quad positive-edge-triggered D-type parallel register with both Q and Q outputs available. Both registers feature a single common clock line and a single common clear line.

When the clear input is LOW, the Q outputs are LOW regardless of the other inputs. When the clear input is HIGH, the clock will transfer data on the D_i inputs to the Q_i outputs on the LOW-to-HIGH transition of the clock. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going edge. When the clock is at either a HIGH or a LOW, the D_i inputs have no effect on the Q_i outputs.

FUNCTIONAL BLOCK DIAGRAMS




LOGIC SYMBOLS

Am54/74174	Am54/74175
3 4 6 11 13 14 10 20 30 40 50 80 CK Am84/74174 1 — CLR 10 20 30 40 50 60 2 6 7 10 12 15	9 — CK Am54/74175 1 — O CLR 10 10 20 30 30 40 40 3 2 8 7 11 10 14 16
	V _{CC} = Pin 16 GND = Pin 8

Am54/74174, Am54/74175 ORDERING INFORMATION

Package Type	Temperature Renge	Am54/74174 Order Number	Am64/74175 Order Number
Molded DIP	0°C to 70°C	SN74174N	SN74175N
Hermetic DIP	0°C to 70°C	SN74174J	SN 741 75J
Dice	0°C to 70°C	SN74174X	SN74175X
Hermetic DIP	-55°C to +125°C	SN54174J	SN54175J
lermetic Flat Pack	-55°C to +125°C	SN54174W	SN54175W
Dice	-55°C to +125°C	SN54174X	SN54175 X

CONNECTION DIAGRAMS



MAX: RATINGS (Above which the useful life may be impaired)	·
Storage perature	050 5
Temperature (Ambient) Under Bias	_65°C to +130
Supply Voltage to Ground Potential Continuous	-55°C to +125
	-0.5 V to +)
DC Voltage Applied to Outputs for High Output State	-0.5 V to +V _{CC} m
DC Input Voltage	-0.5 V to +55
Output Current, Into Outputs	-0.5 V to +51
DC Input Current	30 nd

-30 mA to +5.0

ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise No.

Am74174, Am Am54174, Am Parameters		VCC = 5.0 V ± 5% (C)	OM) MIN. MIL) MIN.	. 4.75∨ . 4.5∨	MAX. = 5.25 V MAX. = 5.5 V	rwise Noted	1)
	- Coaciption	Test Conditi		Min.	Typ.(Note 2)	Max.	Units
V OH	Output HIGH Voltage	VCC * MIN., IC		2.4	3.4		Volts
VOL Output LOW Voltage		VCC = MIN., IGL = 16mA VIN = VIH or VIL			0.2	0.4	Volts
V _{IH} Input HIGH Level		Guaranteed input logical HIGH voltage for all inputs		2.0			Voits
VIL Input LOW Level		Guaranteed inpo	ut logical LOW			0.8	Volts
I _{IL} (Note 3)			'IN = 0.4			-1.6	mA.
I _{IH} Unit Load (Note 3 Input HIGH Current		V _{CC} = MAX., V	'IN = 2.4 V			40	цА
11	Input HIGH Current	VCC - MAX., V	IN = 5.5 V	 	 	1.0	
Isc	Output Short Circuit Current (Note 4)		54174, 5	-20		-57	mA
	(Note 4)	VCC = MAX.	74174, 5	-18		-57	mA
1cc	Power Supply Current (Note 5)	VCC = MAX.	54/74174		45	65	
		▼GC - MAX.	54/74175		30	45	mA

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.

2. Typical limits are at V_{CC} = 5.0 V, 25° C ambient and maximum loading.

3. Actual input current = Valit Load Current x Input Load Factor (See Loading Rules).

4. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.


5. All outputs open. Date and clear inputs at 4.5 V. Measured after a momentary ground, than 4.5 V applied to the clock.


Switching Characteristics ($T_A = 25^{\circ}C$)

Parameters		Description	Test Conditions	Min.	Limits Typ.	Max.	Unit
f _{max} ,	Maximum Clo	ck Frequency		25	35	THUX.	,
^t PLH	Propagation Delay Time, LOW-to-HIGH Level Output from Clear (Am54/74175 Only)			20	16	25	MH
ФHL	Propagation D Output from (elay Time, HIGH-to-LOW Level Clear	1		23	35	ns
ФLH	Propagation Delay Time, LOW-to-HIGH Level Output from Clock		V _{CC} = 5.0 V		20	30	ns
tPHL_	Propagation Di Output from C	elay Time, HIGH-to-LOW Level	C _L = 15pF, R _L = 400 Ω (See Switching Waveforms)		21	30	ns
t _{DW}	Pulse Width	Clock	1				
·pw	Fuisa valatu	Clear	\dashv	20			ns
		Deta	┥	20			
ts	Set-up Time	t-up Time Clear	4	20			
th	Hold Time - Da		-4	25			ns
	- rold Title - Di	71d		5			ns

SWITCHING WAVEFORMS

VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES







DEFINITION OF TERMS

SUBSCRIPT TERMS

If HIGH, applying to a HIGH logic level or when used with V_{CC} to indicate high V_{CC} value.

- I Input.
- L LOW, applying to LOW logic level or when used with V_{CC} to indicate low V_{CC} value.
- 0 Output.

FUNCTIONAL TERMS

D Information on the D input is written into the flip-flop on the positive going clock transition.

Q, Q The flip-flop outputs.

CK Clock. The clock input is common to all flip-flops and transfers data on the D input to the Q output on its LOW-to-HIGH transition

CLR Clear. The clear input is common to all flip-flops. A LOW input sets the Q outputs to a LOW.

OPERATIONAL TERMS

L Forward input load current for unit input load.

OH Output HIGH current forced out of output in VOH test.

loL Output LOW current forced into the output in Vol. test. In Reverse input load current.

Negative Current Current flowing out of the device.

Positive Current Current flowing into the device.

ViH Minimum logic HIGH input voltage.

Vil Maximum logic LOW input voltage.

VOH Minimum logic HIGH output voltage with output HIGH current IOH flowing out of output.

 V_{OL} Maximum logic LOW output voltage with output LOW current I_{OL} into output.

SWITCHING TERMS: (All switching times are measured at the logic level)

tpLH. The propagation delay time from an input change to an output LOW-to-HIGH transition.

teht. The propagation delay time from an input change to an output HIGH-to-LOW transition.

 ${f t}_{pw}$ The minimum time between the 1.5V points on the leading and trailing edges of a pulse.

t_s Set-up-time. The time interval for which a signal must be applied and maintained at a specified level for a specified input terminal before an active transition occurs at another specified input terminal.

th. Hold time. The time interval for which a signal is retained at a specified level for a specified input terminal after an active transition occurs at another specified input terminal.

FUNCTION TABLE (Each Flip-Flop)

INPUTS		OUTPUTS			
Clear	Clock	D	a	Ō١	
L	х	х	L	н	
н	+	н	н	L	
н	+	L	L	н	
н	L	x	Qn	۵'n	

H = HIGH Level (Steady State)

L = LOW Level (Steady State)

 Q_0 = The Level of Ω before the Indicated Steady-State Input Conditions were Established.


t = Am54/74175 Only.

MSI INTERFACING RULES


Interfering Divisor Page 19	Equivalent Input Unit Load		
Interfacing Digital Family	HIGH	LOW	
Advanced Micro Devices 9300/2500 Series	1		
FSC Series 9300	1	-	
Advanced Micro Devices 54/7400	1	<u>-</u>	
TI Series 54/7400	1		
Signetics Series 8200	2		
National Series DM 75/85		 -	
DTL Series 930	12		

INPUT/OUTPUT INTERFACE CONDITIONS


Voltage Interface Conditions - LOW & HIGH




Current Interface Conditions - LOW



Current Interface Conditions - HIGH



APPLICATION



(Am2506 E = S0 = HIGH; M = S1 = S2 = S3 = LOW)


6-Bit Input, Integrate and Dump for Magnitude-Only Arithmetic (66 samples min. before overflow)

Am54/.../4 LOADING RULES (In Unit Loads)

			Fan-out		
Input/Output	Pin No.'s	Input Unit Load	Output HIGH	Output LOW	
Clear	1	1	_	_	
10	2	_	20	10	
10	3	1	_	_	
2D	4	1	_		
20	5	_	20	10	
30	8	1	_	_	
30	7		20	10	
GND	8	-		-	
CK	9	1	_		
40	10	_	20	10	
4D	11	1	_		
50	12	-	20	10	
5D	13	1			
60	14	1	_		
60	16	_	20	10	
VCC	16		_		

Am54/74175 LOADING RULES (In Unit Loads)

			E	-out
Input/Output	Pin No.'s	Input Unit Load	Output HIGH	Output LOW
Clear	1	1		
10	2		20	10
10	3		20	10
1D	4	1		<u> </u>
20	5	1		
2Q	6	_	20	10
20	7	_	20	10
GND	8			
CK	9	1		
3Q	10		20	10
3 <u>0</u>	11		20	10
30	12	1		
40	13	1		
40	14	_	20	10
40	15	-	20	10
Vcc	16	_		






Molded



Metallization and Pad Layout



DIE SIZE .075" x .082"



DEVICES INC 901 Thompson Pace Sunnyver California 94086 (408) 732-2404 TWX: 010-339-028 TELEX: 34-638




Figure 75. Stop Grant and Stop Clock Modes, Part 2

21850E/0-November 1998

INIT-Initiated Transition from Protected Mode to Real Mode

INIT is typically asserted in response to a BIOS interrupt that writes to an I/O port. This interrupt is often in response to a Ctrl-Alt-Del keyboard input. The BIOS writes to a port (similar to port 64h in the keyboard controller) that asserts INIT. INIT is also used to support 80286 software that must return to Real mode after accessing extended memory in Protected mode.

The assertion of INIT causes the processor to empty its pipelines, initialize most of its internal state, and branch to address FFFF_FFF0h—the same instruction execution starting point used after RESET. Unlike RESET, the processor preserves the contents of its caches, the floating-point state, the MMX state, Model-Specific Registers (MSRs), the CD and NW bits of the CR0 register, the time stamp counter, and other specific internal resources.

Figure 76 shows an example in which the operating system writes to an I/O port, causing the system logic to assert INIT. The sampling of INIT asserted starts an extended microcode sequence that terminates with a code fetch from FFFF_FFFOh, the reset location. INIT is sampled on every clock edge but is not recognized until the next instruction boundary. During an I/O write cycle, it must be sampled asserted a minimum of three clock edges before BRDY# is sampled asserted if it is to be recognized on the boundary between the I/O write instruction and the following instruction. If INIT is asserted synchronously, it can be asserted for a minimum of one clock. If it is asserted asynchronously, it must have been negated for a minimum of two clocks, followed by an assertion of a minimum of two clocks.




Figure 76. INIT-Initiated Transition from Protected Mode to Real Mode

21850E/0-November 1998

6 Power-on Configuration and Initialization

On power-on the system logic must reset the AMD-K6-2 processor by asserting the RESET signal. When the processor samples RESET asserted, it immediately flushes and initializes all internal resources and its internal state, including its pipelines and caches, the floating-point state, the MMX and 3DNow! states, and all registers. Then the processor jumps to address FFFF FFF0h to start instruction execution.

6.1 Signals Sampled During the Falling Transition of RESET

FLUSH#

FLUSH# is sampled on the falling transition of RESET to determine if the processor begins normal instruction execution or enters Tri-State Test mode. If FLUSH# is High during the falling transition of RESET, the processor unconditionally runs its Built-In Self Test (BIST), performs the normal reset functions, then jumps to address FFFF_FFF0h to start instruction execution. (See "Built-In Self-Test (BIST)" on page 217 for more details.) If FLUSH# is Low during the falling transition of RESET, the processor enters Tri-State Test mode. (See "Tri-State Test Mode" on page 218 and "FLUSH# (Cache Flush)" on page 103 for more details.)

BF[2:0]

The internal operating frequency of the processor is determined by the state of the bus frequency signals BF[2:0] when they are sampled during the falling transition of RESET. The frequency of the CLK input signal is multiplied internally by a ratio defined by BF[2:0]. (See "BF[2:0] (Bus Frequency)" on page 92 for the processor-clock to bus-clock ratios.)

BRDYC#

BRDYC# is sampled on the falling transition of RESET to configure the drive strength of A[20:3], ADS#, HITM#, and W/R#. If BRDYC# is Low during the fall of RESET, these outputs are configured using higher drive strengths than the standard strength. If BRDYC# is High during the fall of RESET, the standard strength is selected. (See "BRDYC# (Burst Ready Copy)" on page 95 for more details.)

21850E/0-November 1998

6.2 RESET Requirements

During the initial power-on reset of the processor, RESET must remain asserted for a minimum of 1.0 ms after CLK and V_{CC} reach specification. (See "CLK Switching Characteristics" on page 255 for clock specifications. See "Electrical Data" on page 247 for V_{CC} specifications.)

During a warm reset while CLK and $V_{\rm CC}$ are within specification, RESET must remain asserted for a minimum of 15 clocks prior to its negation.

6.3 State of Processor After RESET

Output Signals

Table 31 shows the state of all processor outputs and bidirectional signals immediately after RESET is sampled asserted.

Table 31. Output Signal State After RESET

Signal	State	Signal	State
A[31:3], AP	Floating	LOCK#	High
ADS#, ADSC#	High	M/IO#	Low
APCHK#	High	PCD	Low
BE[7:0]#	Floating	PCHK#	High
BREQ	Low	PWT	Low
CACHE#	High	SCYC	Low
D/C#	Low	SMIACT#	High
D[63:0], DP[7:0]	Floating	TDO	Floating
FERR#	High	VCC2DET	Low
HIT#	High	VCC2H/L#	Low
HITM#	High	W/R#	Low
HLDA	Low	_	_

Registers

Table 32 on page 175 shows the state of all architecture registers and Model-Specific Registers (MSRs) after the processor has completed its initialization due to the recognition of the assertion of RESET.