

# CD74LCX16373

January 1998

# Fast CMOS 3.3V 16-Bit Transparent Latch

#### **Features**

- Advanced 0.6 micron CMOS Technology
- 5V Tolerant Inputs and Outputs
- · Supports Live Insertion of PCBs
- 2.0V to 3.6V V<sub>CC</sub> Supply Range
- · Balanced 24mA Output Drive
- · Low Ground Bounce Outputs
- · ESD Protection Exceeds 2000V, HBM; 200V, MM
- Functionally Compatible with FCT3, LVC, LVT, and 74 Series Logic Families

# Ordering Information

PART NUMBER	TEMP. RANGE (°C)	PACKAGE	PKG. NO.
CD74LCX16373MT	-40 to 85	48 Ld TSSOP	M48.240-P
CD74LCX16373SM	-40 to 85	48 Ld SSOP	M48.300-P


NOTE: When ordering, use the entire part number. Add the suffix 96 to obtain the variant in the tape and reel.

# Description


The CD74LCX16373 is a 16-bit transparent latch designed with three-state outputs and is intended for bus oriented applications. The Output Enable and Latch Enable controls are organized to operate as two 8-bit latches or one 16-bit latch. When Latch Enable (LE) is HIGH, the flip-flops appear transparent to the data. The data that meets the set-up time when LE is LOW is latched. When  $\overline{\text{OE}}$  is HIGH, the bus output is in the high impedance state.

The CD74LCX16373 can be driven from either 3.3V or 5.0V devices allowing this device to be used as a translator in a mixed 3.3/5.0V system.

# **Pinout**



# Functional Block Diagram



TRUTH TABLE (NOTE 1)

	OUTPUTS		
χDχ	χ <mark>ŌĒ</mark>	XLE	χΟχ
Н	L	Н	Н
L	L	Н	L
Х	Н	Х	Z

# NOTE:

- H = High Voltage Level
   L = Low Voltage Level
   X = Don't Care

  - Z = High Impedance

# Pin Descriptions

PIN NAME	DESCRIPTION
XOE	Output Enable Inputs (Active LOW)
XLE	Latch Enable Inputs (Active HIGH)
$\chi D \chi$	Data Inputs
χΟχ	Three-State Outputs
GND	Ground
V <sub>CC</sub>	Power

#### CD74LCX16373

#### **Absolute Maximum Ratings Thermal Information** $\theta_{JA}$ (°C/W) DC Input Voltage . . . . . . . . . . . . -0.5V to 7.0V Thermal Resistance (Typical, Note 2) **Operating Conditions** Maximum Storage Temperature Range . . . . . . -65°C to 150°C Maximum Lead Temperature (Soldering 10s)......300°C Supply Voltage to Ground Potential (Lead Tips Only) Inputs and V<sub>CC</sub> Only .....-0.5V to 7.0V Supply Voltage to Ground Potential Outputs and D/O Only. . . . . . . . . . . . . . . -0.5V to 7.0V

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

#### NOTE:

2.  $\theta_{JA}$  is measured with the component mounted on an evaluation PC board in free air.

#### **Electrical Specifications**

PARAMETER	SYMBOL	(NOTI TEST CON	MIN	(NOTE 4) <b>TYP</b>	MAX	UNITS	
DC ELECTRICAL SPECIF	ICATIONS (	Over the Operating Range,	$T_A = -40^{\circ} \text{C to } 85^{\circ} \text{C}, V_C$	<sub>CC</sub> = 2.7V to	3.6V		
Input HIGH Voltage	V <sub>IH</sub>	Guaranteed Logic HIGH	Level	2.0	-	-	V
Input LOW Voltage (Input and I/O Pins)	V <sub>IL</sub>	Guaranteed Logic LOW L	_evel	-	-	0.8	٧
Output HIGH Voltage	V <sub>OH</sub>	V <sub>CC</sub> = 2.7V to 3.6V	I <sub>OH</sub> = -0.1mA	V <sub>CC</sub> - 0.2	-	-	٧
		V <sub>CC</sub> = 2.7V	I <sub>OH</sub> = -12mA	2.2	-	-	٧
		V <sub>CC</sub> = 3.0V	I <sub>OH</sub> = -18mA	2.4	-	-	٧
			I <sub>OH</sub> = -24mA	2.2	-	-	٧
Output LOW Voltage	V <sub>OL</sub>	V <sub>CC</sub> = 2.7V to 3.6V	I <sub>OL</sub> = 0.1mA	-	-	0.2	V
		V <sub>CC</sub> = 2.7V	I <sub>OL</sub> = 12mA	-	-	0.4	٧
		V <sub>CC</sub> = 3V	I <sub>OL</sub> = 16mA	-	-	0.4	٧
			I <sub>OL</sub> = 24mA	-	-	0.55	٧
Clamp Diode Voltage	V <sub>IK</sub>	V <sub>CC</sub> = Min, I <sub>IN</sub> = -18mA	•	-	-0.7	-1.2	٧
Input Current	l <sub>l</sub>	V <sub>CC</sub> = 2.7V to 3.6V	$0 \le V_I \le 5.5V$	-	-	±5	μА
High Impedance Output Current (Three-State)	loz	$V_{CC} = 2.7V \text{ to } 3.6V$	$0 \le V_O \le 5.5V$ $V_I = V_{IH} \text{ or } V_{IL}$	-	-	±5	μА
Power Down Disable	l <sub>OFF</sub>	V <sub>CC</sub> = 0V	V <sub>IN</sub> or V <sub>OUT</sub> ≤ 5.5V	-	-	10	μА
Quiescent Power Supply Current	l <sub>CC</sub>	V <sub>CC</sub> = Max	$V_{IN}$ = GND or $V_{CC}$	-	0.1	10	μА
Quiescent Power Supply Current TTL Inputs HIGH	Δl <sub>CC</sub>	V <sub>CC</sub> = Max	V <sub>IN</sub> = V <sub>CC</sub> - 0.6V (Note 5)	-	-	500	μА
CAPACITANCE			•		<u> </u>		
Input Capacitance (Note 6)	C <sub>IN</sub>	$V_{CC}$ = Open, $V_{IN}$ = 0V or	V <sub>CC</sub> = Open, V <sub>IN</sub> = 0V or V <sub>CC</sub>			-	pF

# **Electrical Specifications** (Continued)

PARAMETER	SYMBOL	(NOTE 3) TEST CONDITIONS	MIN	(NOTE 4) TYP	MAX	UNITS
Output Capacitance (Note 6)	C <sub>OUT</sub>	$V_{CC} = 3.3V$ , $V_{IN} = 0V$ or $V_{CC}$	-	8	-	pF
Power Dissipation Capacitance (Note 7)	C <sub>PD</sub>	$V_{CC} = 3.3V$ , $V_{IN} = 0V$ or $V_{CC}$ , $f = 10MHz$	-	25	-	pF

#### NOTES:

- 3. For conditions shown as Max or Min, use appropriate value specified under Electrical Specifications for the applicable device type.
- 4. Typical values are at  $V_{CC} = 3.3V$ ,  $25^{\circ}C$  ambient and maximum loading.
- 5. Per TTL driven input; all other inputs at  $V_{CC}$  or GND.
- 6. This parameter is determined by device characterization but is not production tested.
- C<sub>PD</sub> determines the no-load dynamic power consumption per latch. It is obtained by the following relationship:
   P<sub>D</sub> (total power per latch) = V<sub>CC</sub><sup>2</sup> f<sub>i</sub> (C<sub>PD</sub> + C<sub>L</sub>) where f<sub>i</sub> = input frequency, C<sub>L</sub> = output load capacitance, V<sub>CC</sub> = supply range.

# **Switching Specifications Over Operating Range**

		(NOTE 8)	V <sub>CC</sub> = 3.	3V ±0.3V	V <sub>CC</sub> =	= 2.7V	
PARAMETER	SYMBOL	TEST CONDITIONS	(NOTE 9) MIN	MAX	(NOTE 9) MIN	MAX	UNITS
Propagation Delay D <sub>n</sub> to O <sub>n</sub>	<sup>t</sup> PLH, t <sub>PHL</sub>	$C_L = 50 \text{ pF}$ $R_L = 500\Omega$	1.5	5.4	1.5	5.9	ns
Propagation Delay LE to O <sub>n</sub>	t <sub>PLH,</sub> t <sub>PHL</sub>		1.5	5.5	1.5	6.4	ns
Output Enable Time	t <sub>PZH,</sub> t <sub>PZL</sub>		1.5	6.1	1.5	6.5	ns
Output Disable Time (Note 10)	t <sub>PHZ,</sub> t <sub>PLZ</sub>		1.5	6.0	1.5	6.3	ns
Setup Time, D <sub>n</sub> to LE	ts	1	2.5	-	2.5	-	ns
Hold Time, D <sub>n</sub> to LE	t <sub>H</sub>		1.5	-	1.5	-	ns
LE Pulse Width, (Note 10)	t <sub>W</sub>		3.0	-	3.0	-	ns
Output Skew, (Note 11)	t <sub>SK(O)</sub>		-	1.0	-	-	ns


#### NOTES:

- 8. See test circuit and waveforms.
- 9. Minimum limits are guaranteed but not tested on Propagation Delays.
- 10. This parameter is guaranteed but not production tested.
- 11. Skew between any two outputs, of the same package, switching in the same direction. This parameter is guaranteed by design.
- 12. Measured with n-1 outputs switching from High-to-Low or Low-to-High. The remaining output is measured in the LOW state.

# **Dynamic Switching Characteristics** $T_A = 25^{\circ}C$

PARAMETER	SYMBOL	TEST CONDITIONS (NOTE 12)	TYP	UNITS
Dynamic LOW Peak Voltage	$V_{OLP}$	$V_{CC} = 3.3V, C_L = 50pF, V_{IH} = 3.3V, V_{IL} = 0V$	0.8	V
Dynamic LOW Valley Voltage	V <sub>OLV</sub>	$V_{CC} = 3.3V, C_L = 50pF, V_{IH} = 3.3V, V_{IL} = 0V$	0.8	V

# Test Circuits and Waveforms



#### **SWITCH POSITION**

TEST	SWITCH
t <sub>PLZ</sub> , t <sub>PZL</sub> , Open Drain	6V
tpHZ, tpZH	GND
tPLH, tPHL	Open

#### **DEFINITIONS:**

C<sub>L</sub> = Load capacitance, includes jig and probe capacitance.

 $R_T^{}=$  Termination resistance, should be equal to  $Z_{\mbox{OUT}}^{}$  of the Pulse Generator.

#### NOTE:

13. Pulse Generator for All Pulses: Rate  $\leq$  1.0MHz;  $Z_{OUT} \leq$  50 $\Omega$ ;  $t_f$ ,  $t_r \leq$  2.5ns.

FIGURE 1. TEST CIRCUIT




FIGURE 2. SETUP, HOLD, AND RELEASE TIMING




FIGURE 3. PULSE WIDTH




FIGURE 4. ENABLE AND DISABLE TIMING





FIGURE 5. PROPAGATION DELAY

# Thin Shrink Small Outline Plastic Packages (TSSOP)



# M48.240-P 48 LEAD THIN SHRINK SMALL OUTLINE PLASTIC PACKAGE


	INCHES MILLIMETE		ETERS		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α	0.041	0.047	1.05	1.20	-
A1	0.002	0.006	0.05	0.15	-
В	0.007	0.010	0.178	0.254	-
С	0.004	0.008	0.102	0.203	-
D	0.488	0.496	12.40	12.59	1
E	0.236	0.244	6.00	6.19	2
е	0.019	7 BSC	0.50	BSC	-
Н	0.307	0.330	7.80	8.38	-
L	0.020	0.030	0.51	0.76	3
N	4	8	48		4
α	0°	8º	0°	8 <sup>0</sup>	-

Rev. 0 6/96

## NOTES:

- Dimension "D" does not include mold flash, protrusions or gate burrs.
- 2. Dimension "E" does not include interlead flash or protrusions.
- 3. "L" is the length of terminal for soldering to a substrate.
- 4. "N" is the number of terminal positions.
- 5. Terminal numbers are shown for reference only.
- Controlling dimension: INCHES. Converted millimeter dimensions are not necessarily exact.

# Shrink Small Outline Plastic Packages (SSOP)



# NOTES:

- These package dimensions are within allowable dimensions of JECEC MO-118-AA, Issue B.
- Dimension "D" does not include mold flash, protrusions or gate burrs
- 3. Dimension "E" does not include interlead flash or protrusions.
- 4. "L" is the length of terminal for soldering to a substrate.
- 5. "N" is the number of terminal positions.
- 6. Terminal numbers are shown for reference only.
- 7. Controlling dimension: INCHES. Converted millimeter dimensions are not necessarily exact.

# M48.300-P 48 LEAD SHRINK SMALL OUTLINE PLASTIC PACKAGE

SYM-	INC	HES	MILLIMETERS		
BOL	MIN	MAX	MIN	MAX	NOTES
Α	0.096	0.108	2.44	2.74	-
A1	0.008	0.016	0.20	0.41	-
A2	0.088	0.092	2.24	2.34	-
В	0.008	0.0135	0.20	0.34	-
С	0.005	0.010	0.13	0.25	-
D	0.620	0.630	15.75	16.00	2
Е	0.291	0.299	7.39	7.59	3
е	0.025	BSC	0.635	BSC	-
Н	0.395	0.415	10.03	10.54	-
h	0.015	0.025	0.381	0.635	-
L	0.020	0.040	0.51	1.01	4
N	4	8	48		5
α	0°	8 <sup>0</sup>	0°	8 <sup>0</sup>	-

Rev. 0 5/96

All Harris Semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Harris Semiconductor products are sold by description only. Harris Semiconductor reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Harris is believed to be accurate and reliable. However, no responsibility is assumed by Harris or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Harris or its subsidiaries.

# Sales Office Headquarters

For general information regarding Harris Semiconductor and its products, call 1-800-4-HARRIS

#### **NORTH AMERICA**

Harris Semiconductor P. O. Box 883, Mail Stop 53-210 Melbourne, FL 32902 TEL: 1-800-442-7747

(407) 729-4984 FAX: (407) 729-5321

#### **EUROPE**

Harris Semiconductor Mercure Center 100, Rue de la Fusee 1130 Brussels, Belgium TEL: (32) 2.724.2111 FAX: (32) 2.724.22.05

#### ASIA

Harris Semiconductor PTE Ltd. No. 1 Tannery Road Cencon 1, #09-01 Singapore 1334 TEL: (65) 748-4200 FAX: (65) 748-0400

