Product Preview

Dual Buffer with Open Drain Outputs

The NL27WZ07 is a high performance dual buffer with open drain outputs operating from a 2.3 to 5.5 V supply.

The internal circuit is composed of multiple stages, including an open drain output which provides the capability to set output switching level. This allows the NL27WZ07 to be used to interface 5 V circuits to circuits of any voltage between V_{CC} and 7 V using an external resistor and power supply.

Current drive capability is 24 mA at the outputs.

- Extremely High Speed: t_{PD} 2.5 ns (typical) at $V_{CC} = 5 \text{ V}$
- Designed for 2.3 V to 5.5 V V_{CC} Operation
- Over Voltage Tolerant Inputs
- $\bullet\,$ LVTTL Compatible Interface Capability With 5 V TTL Logic with V_{CC} = 3 V
- LVCMOS Compatible
- 24 mA Balanced Output Sink and Source Capability
- Near Zero Static Supply Current Substantially Reduces System Power Requirements




Figure 1. 6-Lead SOT-363 Pinout (Top View)




Figure 2. Logic Symbol


This document contains information on a product under development. ON Semiconductor reserves the right to change or discontinue this product without notice.




ON Semiconductor™

http://onsemi.com

MARKING DIAGRAMS









d = Date Code

1	IN A1
2	GND
3	IN A2
4	OUT Y2
5	V _{CC}
6	OUT Y1

PIN ASSIGNMENT

FUNCTION TABLE

A Input	Y Output
L	L
н	Z

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 4 of this data sheet.

MAXIMUM RATINGS (Note 1.)

Symbol	Parameter	Condition	Value	Unit
V _{CC}	DC Supply Voltage		-0.5 to +7.0	V
VI	DC Input Voltage		$-0.5 \le V_1 \le +7.0$	V
Vo	DC Output Voltage	Output in HIGH or LOW State.(Note 3.)	$-0.5 \le V_{O} \le V_{CC} + 0.5$	V
I _{IK}	DC Input Diode Current	V _I < GND	– 50	mA
l _{OK}	DC Output Diode Current	V _O < GND	– 50	mA
		V _O > V _{CC}	+50	mA
Io	DC Output Source/Sink Current		±50	mA
Icc	DC Supply Current Per Supply Pin		±100	mA
I _{GND}	DC Ground Current Per Ground Pin		±100	mA
T _{STG}	Storage Temperature Range		-65 to +150	°C
P _D	Power Dissipation in Still Air SC–88, TSOP–6	per derating (Note 2.)	200	mW
V _{ESD}	ESD Withstand Voltage	Human Body Model (Note 4.) Machine Model (Note 5.) Charged Device Model (Note 6.)	> 2000 > 200 > 3000	V
I _{Latch-Up}	Latch-Up Performance	Above V _{CC} and Below GND at 85°C (Note 7.)	±500	mA

^{1.} Absolute maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute-maximum-rated conditions is not implied.

- 2. Derating SC–88 Package: –3 mW/°C from 65° to 125°C TSOP–6 Package: –5 mW/°C from 65° to 125°C

 3. Io absolute maximum rating must be observed.

 4. Tested to EIA/JESD22–A114–A

- 5. Tested to EIA/JESD22–A115–A6. Tested to JESD22–C101–A
- 7. Tested to EIA/JESD78

RECOMMENDED OPERATING CONDITIONS

Symbol	Paramete	er	Min	Max	Unit
V _{CC}	Supply Voltage	Operating Data Retention Only	2.3 1.5	5.5 5.5	V
VI	Input Voltage		0	5.5	V
Vo	Output Voltage	(HIGH or LOW State)	0	V _{CC}	V
I _{OH}	HIGH Level Output Current	$V_{CC} = 4.5 \text{ V} - 5.5 \text{ V}$ $V_{CC} = 3.0 \text{ V} - 3.6 \text{ V}$ $V_{CC} = 2.7 \text{ V} - 3.0 \text{ V}$ $V_{CC} = 2.3 \text{ V} - 2.7 \text{ V}$		- 32 - 24 - 12 - 8	mA
I _{OL}	LOW Level Output Current	$V_{CC} = 4.5 \text{ V} - 5.5 \text{ V}$ $V_{CC} = 3.0 \text{ V} - 3.6 \text{ V}$ $V_{CC} = 2.7 \text{ V} - 3.0 \text{ V}$ $V_{CC} = 2.3 \text{ V} - 2.7 \text{ V}$		+ 32 + 24 + 12 + 8	mA
T _A	Operating Free-Air Temperature		-40	+85	°C
Δt/ΔV	Input Transition Rise or Fall Rate	$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$ $V_{CC} = 3.0 \text{ V} \pm 0.3 \text{ V}$ $V_{CC} = 5.0 \text{ V} \pm 0.5 \text{ V}$	0 0 0	20 10 5	ns/V

The θ_{JA} of the package is equal to 1/Derating. Higher junction temperatures may affect the expected lifetime of the device per the table and figure below.

DEVICE JUNCTION TEMPERATURE VERSUS TIME TO 0.1% BOND FAILURES

Junction Temperature °C	Time, Hours	Time, Years
80	1,032,200	117.8
90	419,300	47.9
100	178,700	20.4
110	79,600	9.4
120	37,000	4.2
130	17,800	2.0
140	8,900	1.0




Figure 3. Failure Rate vs. Time Junction Temperature

DC ELECTRICAL CHARACTERISTICS

			V _{CC}	7	_A = 25°0	;	$T_A \le$	85°C	
Symbol	Parameter	Condition	(V)	Min	Тур	Max	Min	Max	Unit
V _{IH}	Minimum High-Level Input Voltage		2.3 to 5.5	0.7 V _{CC}			0.7 V _{CC}		V
V _{IL}	Maximum Low-Level Input Voltage		2.3 to 5.5			0.3 V _{CC}		0.3 V _{CC}	V
I _{LKG}	Maximum Low–Level Output Leakage Current	$V_{IN} = V_{IL}$ and $V_{OUT} = V_{CC}$ or GND	2.3 to 5.5			±5.0		±10.0	μА
V _{OL}	Maximum Low-Level Output Voltage	I _{OL} = 100 μA	2.3 to 5.5			0.1		0.1	V
	$V_{IN} = V_{IH}$ or V_{IL}	I _{OL} = 8 mA	2.3		TBD	0.3		0.3	
		I _{OL} = 12 mA	2.7		TBD	0.4		0.4	
		I _{OL} = 16 mA	3.0		TBD	0.4		0.4	
		I _{OL} = 24 mA	3.0		TBD	0.55		0.55	
		I _{OL} = 32 mA	4.5		TBD	0.55		0.55	
I _{IN}	Maximum Input Leakage Current	V_{IN} or $V_{OUT} = V_{CC}$ or GND	0 to 5.5			±0.1		±1.0	μΑ
I _{OFF}	Maximum Off-State Leakage Current	V _{OUT} = 5.5 V	0			1		10	nA
I _{CC}	Maximum Quiescent Supply Current	$V_{IN} = V_{CC}$ or GND	5.5			1		10	μΑ

AC ELECTRICAL CHARACTERISTICS $t_R=t_F=2.5$ ns; $C_L=50$ pF; $R_L=500~\Omega$

				Т	T _A = 25°(С	T _A ≤	85°C	
Symbol	Parameter	Condition	V _{CC} (V)	Min	Тур	Max	Min	Max	Unit
t _{PZL}	Maximum Output Enable Time	$R_{L=} R_{1} = 500 \Omega, C_{L} = 50 pF$	2.5 ± 0.2	1.2	3.7	5.8	1.2	6.4	ns
	Input A to Y Figure 4. and 5.	$R_{L=} R_{1} = 500 \Omega, C_{L} = 50 pF$	3.3 ± 0.3	0.8	2.9	4.4	0.8	4.8	
	. · · · · · · · · · · · · · · · · · · ·	$R_{L=} R_{1} = 500 \Omega, C_{L} = 50 pF$	5.0 ± 0.5	0.5	2.3	3.5	0.5	3.9	
t _{PLZ}	Maximum Output Disable Time	$R_{L=} R_{1} = 500 \Omega, C_{L} = 50 pF$	2.5 ± 0.2	1.2	2.8	5.8	1.2	6.4	ns
	Input A to Y Figure 4. and 5.	$R_{L=} R_{1} = 500 \Omega, C_{L} = 50 pF$	3.3 ± 0.3	0.8	2.1	4.4	0.8	4.8	
	. Iguio ii aiia oi	$R_{L} = R_1 = 500 \Omega, C_L = 50 pF$	5.0 ± 0.5	0.5	1.4	3.5	0.5	3.9	

CAPACITIVE CHARACTERISTICS

Symbol	Parameter	Condition	Typical	Unit
C _{IN}	Input Capacitance	V_{CC} = 5.5 V, V_{I} = 0 V or V_{CC}	7	pF
C _{OUT}	Output Capacitance	V_{CC} = 5.5 V, V_{I} = 0 V or V_{CC}	8	pF
C _{PD}	Power Dissipation Capacitance (Note 8.)	10 MHz, V_{CC} = 5.5 V, V_{I} = 0 V or V_{CC}	25	pF

^{8.} C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: I_{CC(OPR)} = C_{PD} • V_{CC} • f_{in} + I_{CC}. C_{PD} is used to determine the no–load dynamic power consumption; P_D = C_{PD} • V_{CC}² • f_{in} + I_{CC} • V_{CC}.





Figure 4. Switching Waveforms



 $R_T = Z_{OUT}$ of pulse generator (typically 50 Ω)

Figure 5. Test Circuit

DEVICE ORDERING INFORMATION

			Devi	ice Nomenclatu	ıre				
Device Order Number	Logic Circuit Indicator	No. of Gates per Package	Temp Range Identifier	Technology	Device Function	Package Suffix	Tape & Reel Suffix	Package Type (Name/SOT#/ Common Name)	Tape and Reel Size
NL27WZ07DFT2	NL	2	7	WZ	07	DF	T2	SC-88 / SOT-363 / SC-70	178 mm (7") 3000 Unit
NL27WZ07DFT4	NL	2	7	WZ	07	DF	T4	SC-88 / SOT-363 / SC-70	330 mm (13") 10000 Unit
NL27WZ07DTT1	NL	2	7	WZ	07	DT	T1	TSOP-6 / SOT-23 / SC-59	178 mm (7") 3000 Unit
NL27WZ07DTT3	NL	2	7	WZ	07	DT	Т3	TSOP-6 / SOT-23 / SC-59	330 mm (13") 10000 Unit




Figure 6. Carrier Tape Specifications

EMBOSSED CARRIER DIMENSIONS (See Notes 9. and 10.)

Tape Size	B ₁ Max	D	D ₁	E	F	К	Р	P ₀	P ₂	R	т	W
8 mm	4.35 mm (0.171")	1.5 +0.1/ -0.0 mm (0.059 +0.004/ -0.0")	1.0 mm Min (0.039")	1.75 ±0.1 mm (0.069 ±0.004")	3.5 ±0.5 mm (1.38 ±0.002")	2.4 mm (0.094")	4.0 ±0.10 mm (0.157 ±0.004")	4.0 ±0.1 mm (0.156 ±0.004")	2.0 ±0.1 mm (0.079 ±0.002")	25 mm (0.98")	0.3 ±0.05 mm (0.01 +0.0038/ -0.0002")	8.0 ±0.3 mm (0.315 ±0.012")

^{9.} Metric Dimensions Govern-English are in parentheses for reference only.

^{10.} A₀, B₀, and K₀ are determined by component size. The clearance between the components and the cavity must be within 0.05 mm min to 0.50 mm max. The component cannot rotate more than 10° within the determined cavity




Figure 7. Reel Dimensions

REEL DIMENSIONS

Tape Size	T&R Suffix	A Max	G	t Max
8 mm	T1, T2	178 mm (7")	8.4 mm, +1.5 mm, -0.0 (0.33" + 0.059", -0.00)	14.4 mm (0.56")
8 mm	T3, T4	330 mm (13")	8.4 mm, +1.5 mm, -0.0 (0.33" + 0.059", -0.00)	14.4 mm (0.56")




Figure 8. Reel Winding Direction




Figure 9. Tape Ends for Finished Goods




Figure 10. DFT2 and DFT4 (SC88) Reel Configuration/Orientation






Figure 11. DTT1 and DTT3 (TSOP6) Reel Configuration/Orientation


PACKAGE DIMENSIONS

SC-88/SOT-363/SC-70 **DF SUFFIX** CASE 419B-01 ISSUE G

SCALE 4:1








- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.

	INC	HES	MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.071	0.087	1.80	2.20
В	0.045	0.053	1.15	1.35
С	0.031	0.043	0.80	1.10
D	0.004	0.012	0.10	0.30
G	0.026	BSC	0.65	BSC
Н		0.004		0.10
J	0.004	0.010	0.10	0.25
K	0.004	0.012	0.10	0.30
N	0.008	0.008 REF		REF
S	0.079	0.087	2.00	2.20
٧	0.012	0.016	0.30	0.40




PACKAGE DIMENSIONS

TSOP-6/SOT-23/SC-59 **DT SUFFIX**

CASE 318G-02 **ISSUE G**

SCALE 2:1



STYLE 1:
PIN 1. DRAIN
2. DRAIN
3. GATE
4. SOURCE
5. DRAIN
6. DRAIN

STYLE 2:
PIN 1. EMITTER 2
2. BASE 1
3. COLLECTOR 1
4. EMITTER 1
5. BASE 2
6. COLLECTOR 2

STYLE 3:
PIN 1. ENABLE
2. N/C
3. R BOOST
4. Vz
5. V in
6. V out

NOTES:

- NOTES:


 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

 2. CONTROLLING DIMENSION: MILLIMETER.

 3. MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL.

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α	2.90	3.10	0.1142	0.1220
В	1.30	1.70	0.0512	0.0669
С	0.90	1.10	0.0354	0.0433
D	0.25	0.50	0.0098	0.0197
G	0.85	1.05	0.0335	0.0413
Н	0.013	0.100	0.0005	0.0040
J	0.10	0.26	0.0040	0.0102
K	0.20	0.60	0.0079	0.0236
L	1.25	1.55	0.0493	0.0610
M	0 °	10°	0 °	10°
S	2.50	3.00	0.0985	0.1181

STYLE 4:
PIN 1. N/C
2. V in
3. NOT USED
4. GROUND
5. ENABLE
6. LOAD





Notes

NI 27W707

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

PUBLICATION ORDERING INFORMATION

NORTH AMERICA Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada

Email: ONlit@hibbertco.com

Fax Response Line: 303-675-2167 or 800-344-3810 Toll Free USA/Canada

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

EUROPE: LDC for ON Semiconductor - European Support

German Phone: (+1) 303-308-7140 (Mon-Fri 2:30pm to 7:00pm CET)

Email: ONlit-german@hibbertco.com

Phone: (+1) 303–308–7141 (Mon–Fri 2:00pm to 7:00pm CET)

Email: ONlit-french@hibbertco.com

English Phone: (+1) 303-308-7142 (Mon-Fri 12:00pm to 5:00pm GMT)

Email: ONlit@hibbertco.com

EUROPEAN TOLL-FREE ACCESS*: 00-800-4422-3781

*Available from Germany, France, Italy, UK, Ireland

CENTRAL/SOUTH AMERICA:

Spanish Phone: 303-308-7143 (Mon-Fri 8:00am to 5:00pm MST)

Email: ONlit-spanish@hibbertco.com

Toll-Free from Mexico: Dial 01-800-288-2872 for Access -

then Dial 866-297-9322

ASIA/PACIFIC: LDC for ON Semiconductor - Asia Support

Phone: 303–675–2121 (Tue–Fri 9:00am to 1:00pm, Hong Kong Time)

Toll Free from Hong Kong & Singapore:

001-800-4422-3781 Email: ONlit-asia@hibbertco.com

JAPAN: ON Semiconductor, Japan Customer Focus Center 4-32-1 Nishi-Gotanda, Shinagawa-ku, Tokyo, Japan 141-0031

Phone: 81-3-5740-2700

Email: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local Sales Representative.