

CD4076BM/CD4076BC TRI-STATE® Quad D Flip-Flop

General Description

The CD4076BM/CD4076BC TRI-STATE quad D flip-flop is a monolithic complementary MOS (CMOS) integrated circuit constructed with N- and P-channel enhancement mode transistors. The four D type flip-flops operate synchronously from a common clock. The TRI-STATE output allows the device to be used in bus organized systems. The outputs are placed in the TRI-STATE mode when either of the two output disable pins are in the logic "1" level. The input disables allow the flip flops to remain in their present state without disrupting the clock. If either of the two input disables is taken to a logic "1" level, the Q outputs are fed back to the inputs and in this manner the flip-flops do not change state.


Clearing is enabled by taking the clear input to a logic "1" level. Clocking occurs on the positive-going transition.

All inputs are protected against damage due to static discharge by diode clamps to V_{DD} and V_{SS}.


Features

- Wide supply voltage range 3.0V to 15V
- High noise immunity 0.45 VDD (typ.)
- Low power TTL compatibility fan out of 2 driving 74L or 1 driving 74LS
- High impedance TRI-STATE outputs
- Inputs can be disabled without gating the clock
- Equivalent to MM54C173/MM74C173

Logic and Connection Diagrams



TL/F/5980-1



Order Number CD4076BMJ or CD4076BCJ
See NS Package J16A

Order Number CD4076BMN or CD4076BCN
See NS Package N16E

Truth Table

	t _n	t _{n+1}
DATA INPUT DISABLE	DATA INPUT	
Logic "1" on One or Both Inputs	X	Q _n
Logic "0" on Both Inputs	1	1
Logic "0" on Both Inputs	0	0

Absolute Maximum Ratings (Notes 1 and 2)

V _{DD} dc Supply Voltage	-0.5 to +18 V _{DC}
V _{IN} Input Voltage	-0.5 to V _{DD} +0.5 V _{DC}
T _S Storage Temperature Range	-65°C to +150°C
P _D Package Dissipation	500 mW
T _L Lead Temperature (Soldering, 10 seconds)	260°C

Operating Conditions (Note 2)

V _{DD} dc Supply Voltage	3 to 15 V _{DC}
V _{IN} Input Voltage	0 to V _{DD} V _{DC}
T _A Operating Temperature Range	-55°C to +125°C
CD4076BM	-40°C to +85°C
CD4076BC	

DC Electrical Characteristics CD4076BM (Note 2)

SYM	PARAMETER	CONDITIONS	-55°C		25°C			125°C		UNITS
			MIN	MAX	MIN	TYP	MAX	MIN	MAX	
I _{DD}	Quiescent Device Current	V _{DD} = 5V, V _{IN} = V _{DD} or V _{SS} V _{DD} = 10V, V _{IN} = V _{DD} or V _{SS} V _{DD} = 15V, V _{IN} = V _{DD} or V _{SS}			5 10 20	*	5 10 20		150 300 600	μA μA μA
V _{OL}	Low Level Output Voltage	V _{DD} = 5V V _{DD} = 10V V _{DD} = 15V			0.05 0.05 0.05			0.05 0.05 0.05	0.05 0.05 0.05	V V V
V _{OH}	High Level Output Voltage	V _{DD} = 5V V _{DD} = 10V V _{DD} = 15V	4.95 9.95 14.95		4.95 9.95 14.95			4.95 9.95 14.95		V V V
V _{IL}	Low Level Input Voltage	V _{DD} = 5V, V _O = 0.5V or 4.5V V _{DD} = 10V, V _O = 1V or 9V V _{DD} = 15V, V _O = 1.5V or 13.5V			1.5 3.0 4.0			1.5 3.0 4.0	1.5 3.0 4.0	V V V
V _{IH}	High Level Input Voltage	V _{DD} = 5V, V _O = 0.5V or 4.5V V _{DD} = 10V, V _O = 1V or 9V V _{DD} = 15V, V _O = 1.5V or 13.5V	3.5 7.0 11.0		3.5 7.0 11.0			3.5 7.0 11.0		V V V
I _{OL}	Low Level Output Current (Note 3)	V _{DD} = 5V, V _O = 0.4V V _{DD} = 10V, V _O = 0.5V V _{DD} = 15V, V _O = 1.5V	0.64 1.6 4.2		0.51 1.3 3.4	0.88 2.25 8.8		0.36 0.9 2.4		mA mA mA
I _{OH}	High Level Output Current (Note 3)	V _{DD} = 5V, V _O = 4.6V V _{DD} = 10V, V _O = 9.5V V _{DD} = 15V, V _O = 13.5V	-0.64 -1.6 -4.2		-0.51 -1.3 -3.4	-0.88 -2.25 -8.8		-0.36 -0.9 -2.4		mA mA mA
I _{IN}	Input Current	V _{DD} = 15V, V _{IN} = 0V V _{DD} = 15V, V _{IN} = 15V		-0.1 0.1		-10 ⁻⁵ 10 ⁻⁵	-0.1 0.1		-1.0 1.0	μA μA
I _{OZ}	Output Current in High Impedance State	V _{DD} = 15V, V _{IN} = 0V V _{DD} = 15V, V _{IN} = 15V		-0.1 0.1		-10 ⁻⁵ 10 ⁻⁵	-0.1 0.1		-1.0 1.0	μA μA

DC Electrical Characteristics CD4076BC (Note 2)

SYM	PARAMETER	CONDITIONS	-40°C		25°C			85°C		UNITS
			MIN	MAX	MIN	TYP	MAX	MIN	MAX	
I _{DD}	Quiescent Device Current	V _{DD} = 5V, V _{IN} = V _{DD} or V _{SS} V _{DD} = 10V, V _{IN} = V _{DD} or V _{SS} V _{DD} = 15V, V _{IN} = V _{DD} or V _{SS}			20 40 80			20 40 80		150 300 600
V _{OL}	Low Level Output Voltage	V _{DD} = 5V V _{DD} = 10V V _{DD} = 15V			0.05 0.05 0.05			0.05 0.05 0.05		0.05 0.05 0.05
V _{OH}	High Level Output Voltage	V _{DD} = 5V V _{DD} = 10V V _{DD} = 15V	4.95 9.95 14.95		4.95 9.95 14.95			4.95 9.95 14.95		V V V
V _{IL}	Low Level Input Voltage	V _{DD} = 5V, V _O = 0.5V or 4.5V V _{DD} = 10V, V _O = 1V or 9V V _{DD} = 15V, V _O = 1.5V or 13.5V			1.5 3.0 4.0			1.5 3.0 4.0	1.5 3.0 4.0	V V V
V _{IH}	High Level Input Voltage	V _{DD} = 5V, V _O = 0.5V or 4.5V V _{DD} = 10V, V _O = 1V or 9V V _{DD} = 15V, V _O = 1.5V or 13.5V	3.5 7.0 11.0		3.5 7.0 11.0			3.5 7.0 11.0		V V V
I _{OL}	Low Level Output Current (Note 3)	V _{DD} = 5V, V _O = 0.4V V _{DD} = 10V, V _O = 0.5V V _{DD} = 15V, V _O = 1.5V	0.52 1.3 3.6		0.44 1.1 3.0	0.88 2.25 8.8		0.36 0.9 2.4		mA mA mA
I _{OH}	High Level Output Current (Note 3)	V _{DD} = 5V, V _O = 4.6V V _{DD} = 10V, V _O = 9.5V V _{DD} = 15V, V _O = 13.5V	-0.52 -1.3 -3.6		-0.44 -1.1 -3.0	-0.88 -2.25 -8.8		-0.36 -0.9 -2.4		mA mA mA

DC Electrical Characteristics (Cont'd.) CD4076BC (Note 2)

SYM	PARAMETER	CONDITIONS	-40°C		25°C			85°C		UNITS
			MIN	MAX	MIN	TYP	MAX	MIN	MAX	
I _{IN}	Input Current	V _{DD} = 15V, V _{IN} = 0V V _{DD} = 15V, V _{IN} = 15V	-0.3 0.3		-10 ⁻⁵ 10 ⁻⁵	-0.3 0.3		-1.0 1.0		μA μA
I _{OZ}	Output Current in High Impedance State	V _{DD} = 15V, V _{IN} = 0V V _{DD} = 15V, V _{IN} = 15V	-0.3 0.3		-10 ⁻⁵ 10 ⁻⁵	-0.3 0.3		-1.0 1.0		μA μA

AC Electrical Characteristics T_A = 25°C, C_L = 50 pF, R_L = 200 k, Input t_r = t_f = 20 ns, unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
t _{PHL} or t _{PLH}	Propagation Delay Time From Clock to Output	V _{DD} = 5V V _{DD} = 10V V _{DD} = 15V	220 80 65	400 200 160		ns ns ns
t _{PHL}	Propagation Delay Time From Clear to Output	V _{DD} = 5V V _{DD} = 10V V _{DD} = 15V	240 90 70	490 180 145		ns ns ns
t _{SU}	Minimum Input Data Set-Up Time	V _{DD} = 5V V _{DD} = 10V V _{DD} = 15V		40 15 12	80 30 25	ns ns ns
t _H	Minimum Input Data Hold Time	V _{DD} = 5V V _{DD} = 10V V _{DD} = 15V		-40 -12 -10	0 0 0	ns ns ns
t _{SU}	Minimum Input Disable Set-Up Time	V _{DD} = 5V V _{DD} = 10V V _{DD} = 15V		100 35 28	200 70 55	ns ns ns
t _H	Minimum Input Disable Hold Time	V _{DD} = 5V V _{DD} = 10V V _{DD} = 15V		-75 -30 -25	0 0 0	ns ns ns
t _{PHZ} , t _{PLZ}	Propagation Delay Time From Output Disable to High Impedance State	V _{DD} = 5V, R _L = 1.0k V _{DD} = 10V, R _L = 1.0k V _{DD} = 15V, R _L = 1.0k		170 70 56	340 140 115	ns ns ns
	Propagation Delay From Output Disable to Logical "1" Level or Logical "0" Level (From High Impedance State)	V _{DD} = 5V, R _L = 1.0k V _{DD} = 10V, R _L = 1.0k V _{DD} = 15V, R _L = 1.0k		170 70 56	340 140 115	ns ns ns
t _{THL} or t _{T LH}	Transition Time	V _{DD} = 5V V _{DD} = 10V V _{DD} = 15V		100 50 40	200 100 80	ns ns ns
f _{CCL}	Maximum Clock Frequency	V _{DD} = 5V V _{DD} = 10V V _{DD} = 15V	3.0 7.0 8.75	4.0 12.0 15.0		MHz MHz MHz
t _{WH}	Minimum Clear Pulse Width	V _{DD} = 5V V _{DD} = 10V V _{DD} = 15V		150 70 56		ns ns ns
t _{RCL} , t _{FCL}	Maximum Clock Rise and Fall Time	V _{DD} = 5V V _{DD} = 10V V _{DD} = 15V	10 5 2			μs μs μs
C _{IN}	Average Input Capacitance	Data Inputs (A, B, C, D) Other Inputs		3 6	7.5 15	pF pF
C _{PD}	Power Dissipation Capacity	All Four Flip-Flops, (Note 4)		100		pF
C _{OUT}	TRI-STATE Output Capacitance	Any Output			15	pF


Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed; they are not meant to imply that the devices should be operated at these limits. The table of "Recommended Operating Conditions" and "Electrical Characteristics" provides conditions for actual device operation.

Note 2: V_{GG} = 0V unless otherwise specified.


Note 3: I_{OH} and I_{OL} are tested one output at a time.

Note 4: C_{PD} determines the no load ac power consumption of any CMOS device. For complete explanation, see 54C/74C Family Characteristics application note, AN-80.


AC Test Circuits and Switching Time Waveforms

tPHZ and tPZH


TL/F/5980-3

tPLZ and tPZL


TL/F/5980-4

tPHZ


TL/F/5980-5

tPLZ


TL/F/5980-6

tPZH

TL/F/5980-5

tPZL

5



TL/F/5980-7