


December 1997

## Fast CMOS 16-Bit Latched Transceiver

### Features

- Advanced 0.6 micron CMOS Technology
- 5V Tolerant Inputs and Outputs
- Supports Live Insertion of PCBs
- 2.0V to 3.6V V<sub>CC</sub> Supply Range
- Balanced 24mA Output Drive
- Low Ground Bounce Outputs
- ESD Protection Exceeds 2000V, HBM; 200V, MM
- Functionally Compatible with FCT3, LVC, LVT, and 74 Series Logic Families

### Pinout

 CD74LCX16543 (SSOP, TSSOP)  
 TOP VIEW


### Description

Harris CD74LCX16543 is produced in an advanced 0.6 micron CMOS technology, achieving industry leading speed grades.

The CD74LCX16543 are 16-bit latched transceivers organized with two sets of eight D-type latches with separate input and output controls for each set. For data flow from A to B, for example, the A-to-B Enable ( $\overline{xCEAB}$ ) input must be LOW in order to enter data from xAx or to take data from xBx, as indicated in the Truth Table. With  $\overline{xCEAB}$  LOW, a LOW signal makes the A-to-B latches transparent; a subsequent LOW-to-HIGH transition of the xLEAB signal puts the A latches in the storage mode and their outputs no longer change the A inputs. With  $\overline{xCEAB}$  and  $\overline{xOEAB}$  both LOW, the 3-state B output buffers are active and reflect the data present at the output of the A latches. Control of data from B to A is similar, but uses the  $\overline{xCEAB}$ ,  $\overline{xLEAB}$ , and  $\overline{xOEAB}$  inputs.


The CD74LCX16543 can be driven from either 3.3V or 5.0V devices allowing this device to be used as a translator in a mixed 3.3/5.0V system.

### Ordering Information

PART NUMBER	TEMP. RANGE (°C)	PACKAGE	PKG. NO.
CD74LCX16543MT	-40 to 85	56 Ld TSSOP	M56.240-P
CD74LCX16543SM	-40 to 85	56 Ld SSOP	M56.300-P

NOTE: When ordering, use the entire part number. Add the suffix 96 to obtain the variant in the tape and reel.

**Functional Block Diagram**



TRUTH TABLE (NOTES 1, 3)

INPUTS			LATCH STATUS	OUTPUT BUFFERS
$\overline{x}CEAB$	$\overline{x}LEAB$	$\overline{x}OEAB$	$xAX$ TO $xBX$	$xBx$
H	X	X	Storing	High Z
X	H	X	Storing	X
X	X	H	X	High Z
L	L	L	Transparent	Current A Inputs
L	H	L	Storing	Previous A Inputs (Note 2)

NOTES:

1. A-to-B data flow is shown. B-to-A flow control is the same except using  $\overline{x}CEBA$ ,  $\overline{x}LEBA$ , and  $\overline{x}OEBA$ .
2. Before  $\overline{x}LEAB$  LOW-to-HIGH Transition
3. H = High Voltage Level  
L = Low Voltage Level  
X = Don't Care or Irrelevant  
Z = High Impedance

**Pin Descriptions**

PIN NAME	DESCRIPTION
$\overline{x}OEAB$	A-to-B Output Enable Input (Active LOW)
$\overline{x}OEBA$	B-to-A Output Enable Input (Active LOW)
$\overline{x}CEAB$	A-to-B Enable Input (Active LOW)
$\overline{x}CEBA$	B-to-A Enable Input (Active LOW)
$\overline{x}LEAB$	A-to-B Latch Enable Input (Active LOW)
$\overline{x}LEBA$	B-to-A Latch Enable Input (Active LOW)
$xAX$	A-to-B Data Inputs or B-to-A Three-State Outputs
$xBX$	B-to-A Data Inputs or A-to-B Three-State Outputs
GND	Ground
VCC	Power

# CD74LCX16543

## Absolute Maximum Ratings

DC Input Voltage ..... -0.5V to 7.0V  
 DC Output Current ..... 120mA

## Operating Conditions

Temperature Range ..... -40°C to 85°C  
 Supply Voltage to Ground Potential  
   Inputs and V<sub>CC</sub> Only ..... -0.5V to 7.0V  
 Supply Voltage, V<sub>CC</sub>  
   Operating ..... 2.0V (Min), 3.6V (Max)  
   Data Retention ..... 1.5V (Min), 3.6V (Max)  
 Supply Voltage to Ground Potential  
   Outputs and D/O Only ..... -0.5V to 7.0V

## Thermal Information

Thermal Resistance (Typical, Note 4) θ<sub>JA</sub> (°C/W)  
   TSSOP Package ..... 85  
   SSOP Package ..... 70  
 Maximum Junction Temperature ..... 150°C  
 Maximum Storage Temperature Range ..... -65°C to 150°C  
 Maximum Lead Temperature (Soldering 10s) ..... 300°C  
   (Lead Tips Only)

*CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.*

NOTE:

4. θ<sub>JA</sub> is measured with the component mounted on an evaluation PC board in free air.

## Electrical Specifications

PARAMETER	SYMBOL	(NOTE 5) TEST CONDITIONS	MIN	(NOTE 6) TYP	MAX	UNITS	
<b>DC ELECTRICAL SPECIFICATIONS</b> Over the Operating Range, T <sub>A</sub> = -40°C to 85°C, V <sub>CC</sub> = 2.7V to 3.6V							
Input HIGH Voltage	V <sub>IH</sub>	Guaranteed Logic HIGH Level	2.0	-	-	V	
Input LOW Voltage (Input and I/O Pins)	V <sub>IL</sub>	Guaranteed Logic LOW Level	-	-	0.8	V	
Output HIGH Voltage	V <sub>OH</sub>	V <sub>CC</sub> = 2.7V to 3.6V	I <sub>OH</sub> = -0.1mA	V <sub>CC</sub> - 0.2	-	-	V
		V <sub>CC</sub> = 2.7V	I <sub>OH</sub> = -12mA	2.2	-	-	V
		V <sub>CC</sub> = 3.0V	I <sub>OH</sub> = -18mA	2.4	-	-	V
			I <sub>OH</sub> = -24mA	2.2	-	-	V
Output LOW Voltage	V <sub>OL</sub>	V <sub>CC</sub> = 2.7V to 3.6V	I <sub>OL</sub> = 0.1mA	-	-	0.2	V
		V <sub>CC</sub> = 2.7V	I <sub>OL</sub> = 12mA	-	-	0.4	V
		V <sub>CC</sub> = 3V	I <sub>OL</sub> = 16mA	-	-	0.4	V
			I <sub>OL</sub> = 24mA	-	-	0.55	V
Clamp Diode Voltage	V <sub>IK</sub>	V <sub>CC</sub> = Min, I <sub>IN</sub> = -18mA	-	-0.7	-1.2	V	
Input Current	I <sub>I</sub>	V <sub>CC</sub> = 2.7V to 3.6V	0 ≤ V <sub>I</sub> ≤ 5.5V	-	-	±5	μA
High Impedance Output Current (Three-State)	I <sub>OZ</sub>	V <sub>CC</sub> = 2.7V to 3.6V	0 ≤ V <sub>O</sub> ≤ 5.5V V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>	-	-	±5	μA
Power Down Disable	I <sub>OFF</sub>	V <sub>CC</sub> = 0V	V <sub>IN</sub> or V <sub>OUT</sub> ≤ 5.5V	-	-	10	μA
Quiescent Power Supply Current	I <sub>CC</sub>	V <sub>CC</sub> = Max	V <sub>IN</sub> = GND or V <sub>CC</sub>	-	0.1	10	μA
Quiescent Power Supply Current TTL Inputs HIGH	ΔI <sub>CC</sub>	V <sub>CC</sub> = Max	V <sub>IN</sub> = V <sub>CC</sub> - 0.6V (Note 7)	-	-	500	μA
<b>CAPACITANCE</b>							
Input Capacitance (Note 8)	C <sub>IN</sub>	V <sub>CC</sub> = Open, V <sub>IN</sub> = 0V or V <sub>CC</sub>	-	7	-	pF	
Output Capacitance (Note 8)	C <sub>OUT</sub>	V <sub>CC</sub> = 3.3V, V <sub>IN</sub> = 0V or V <sub>CC</sub>	-	8	-	pF	
Power Dissipation Capacitance (Note 9)	C <sub>PD</sub>	V <sub>CC</sub> = 3.3V, V <sub>IN</sub> = 0V or V <sub>CC</sub> , f = 10MHz	-	20	-	pF	

## CD74LCX16543

### Switching Specifications Over Operating Range

PARAMETER	SYMBOL	TEST CONDITIONS	V <sub>CC</sub> = 3.3V ±0.3V		V <sub>CC</sub> = 2.7V		UNITS
			MIN	MAX	MIN	MAX	
Propagation Delay A <sub>n</sub> to B <sub>n</sub> or B <sub>n</sub> to A <sub>n</sub>	t <sub>PLH</sub> , t <sub>PHL</sub>	C <sub>L</sub> = 50pF R <sub>L</sub> = 500Ω	1.5	5.2	1.5	6.0	ns
Propagation Delay LEBA <sub>n</sub> to A <sub>n</sub> or LEAB <sub>n</sub> to B <sub>n</sub>	t <sub>PLH</sub> , t <sub>PHL</sub>		1.5	6.5	1.5	7.5	ns
Output Enable Time OEBA <sub>n</sub> or OEAB <sub>n</sub> to A <sub>n</sub> or B <sub>n</sub> CEBA <sub>n</sub> or CEAB <sub>n</sub> to A <sub>n</sub> or B <sub>n</sub>	t <sub>PZH</sub> , t <sub>PZL</sub>		1.5	6.5	1.5	7.0	ns
Output Disable Time (Note 12) OEBA <sub>n</sub> or OEAB <sub>n</sub> to A <sub>n</sub> or B <sub>n</sub> CEBA <sub>n</sub> or CEAB <sub>n</sub> to A <sub>n</sub> or B <sub>n</sub>	t <sub>PHZ</sub> , t <sub>PLZ</sub>		1.5	6.5	1.5	7.0	ns
Setup Time HIGH or LOW, Data to LExx <sub>n</sub>	t <sub>S</sub>		2.5	-	2.5	-	ns
Hold Time HIGH or LOW, Data to LExx <sub>n</sub>	t <sub>H</sub>		1.5	-	1.5	-	ns
Pulse Width, Latch Enable, LOW	t <sub>W</sub>		3.0	-	3.0	-	ns
Output to Output Skew (Note 13)	t <sub>SK(0)</sub>		-	1.0	-	-	ns

### Dynamic Switching Characteristics T<sub>A</sub> = 25°C

PARAMETER	SYMBOL	(NOTE 14) TEST CONDITIONS	TYP	UNITS
Dynamic LOW Peak Voltage	V <sub>OLP</sub>	V <sub>CC</sub> = 3.3V, C <sub>L</sub> = 50pF, V <sub>IH</sub> = 3.3V, V <sub>IL</sub> = 0V	0.8	V
Dynamic LOW Valley Voltage	V <sub>OLV</sub>	V <sub>CC</sub> = 3.3V, C <sub>L</sub> = 50pF, V <sub>IH</sub> = 3.3V, V <sub>IL</sub> = 0V	0.8	V

#### NOTES:

5. For conditions shown as Max or Min, use appropriate value specified under Electrical Specifications for the applicable device type.
6. Typical values are at V<sub>CC</sub> = 3.3V, 25°C ambient and maximum loading.
7. Per TTL driven input; all other inputs at V<sub>CC</sub> or GND.
8. This parameter is determined by device characterization but is not production tested.
9. C<sub>PD</sub> determines the no-load dynamic power consumption per latch. It is obtained by the following relationship:  
P<sub>D</sub> (total power per latch) = V<sub>CC</sub><sup>2</sup> f<sub>i</sub> (C<sub>PD</sub> + C<sub>L</sub>) where f<sub>i</sub> = input frequency, C<sub>L</sub> = output load capacitance, V<sub>CC</sub> = supply range.
10. See test circuit and waveforms.
11. Minimum limits are guaranteed but not tested on Propagation Delays.
12. This parameter is guaranteed but not production tested.
13. Skew between any two outputs, of the same package, switching in the same direction. This parameter is guaranteed by design.
14. Measured with n-1 outputs switching from High-to-Low or Low-to-High. The remaining output is measured in the LOW state.