

SN74ALVC16543  
16-BIT REGISTERED TRANSCEIVER  
WITH 3-STATE OUTPUTS

SCAS262 - JANUARY 1993 - REVISED MARCH 1994

- Member of the Texas Instruments Widebus™ Family
- EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process
- Designed to Facilitate Incident-Wave Switching for Line Impedances of 50 Ω or Greater
- Typical  $V_{OLP}$  (Output Ground Bounce) < 0.8 V at  $V_{CC} = 3.3$  V,  $T_A = 25^\circ C$
- Typical  $V_{OHV}$  (Output  $V_{OH}$  Undershoot) > 2 V at  $V_{CC} = 3.3$  V,  $T_A = 25^\circ C$
- Bus-Hold On Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

#### description

This 16-bit registered transceiver is designed for 2.7-V to 3.6-V  $V_{CC}$  operation.

The SN74ALVC16543 can be used as two 8-bit transceivers or one 16-bit transceiver. Separate latch-enable ( $\overline{LEAB}$  or  $\overline{LEBA}$ ) and output-enable ( $\overline{OEAB}$  or  $\overline{OEBA}$ ) inputs are provided for each register to permit independent control in either direction of data flow.

The A-to-B enable ( $\overline{CEAB}$ ) input must be low in order to enter data from A or to output data from B. If  $\overline{CEAB}$  is low and  $\overline{LEAB}$  is low, the A-to-B latches are transparent; a subsequent low-to-high transition of  $\overline{LEAB}$  puts the A latches in the storage mode. With  $\overline{CEAB}$  and  $\overline{OEAB}$  both low, the 3-state B outputs are active and reflect the data present at the output of the A latches. Data flow from B to A is similar but requires using the  $\overline{CEBA}$ ,  $\overline{LEBA}$ , and  $\overline{OEBA}$  inputs.

The SN74ALVC16543 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN74ALVC16543 is characterized for operation from  $-40^\circ C$  to  $85^\circ C$ .

DQG OR DL PACKAGE  
(TOP VIEW)

1 $\overline{OEAB}$	1	56	1 $\overline{OEBA}$
1 $\overline{LEAB}$	2	55	1 $\overline{LEBA}$
1 $\overline{CEAB}$	3	54	1 $\overline{CEBA}$
GND	4	53	GND
1A1	5	52	1B1
1A2	6	51	1B2
$V_{CC}$	7	50	$V_{CC}$
1A3	8	49	1B3
1A4	9	48	1B4
1A5	10	47	1B5
GND	11	46	GND
1A6	12	45	1B6
1A7	13	44	1B7
1A8	14	43	1B8
2A1	15	42	2B1
2A2	16	41	2B2
2A3	17	40	2B3
GND	18	39	GND
2A4	19	38	2B4
2A5	20	37	2B5
2A6	21	36	2B6
$V_{CC}$	22	35	$V_{CC}$
2A7	23	34	2B7
2A8	24	33	2B8
GND	25	32	GND
2 $\overline{CEAB}$	26	31	2 $\overline{CEBA}$
2 $\overline{LEAB}$	27	30	2 $\overline{LEBA}$
2 $\overline{OEAB}$	28	29	2 $\overline{OEBA}$

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

Copyright © 1994, Texas Instruments Incorporated




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**SN74ALVC16543**  
**16-BIT REGISTERED TRANSCEIVER**  
**WITH 3-STATE OUTPUTS**



SCAS262 - JANUARY 1993 - REVISED MARCH 1994

**logic symbol†**



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

**logic diagram (positive logic)**



**SN74ALVC16543**  
**16-BIT REGISTERED TRANSCEIVER**  
**WITH 3-STATE OUTPUTS**

SCAS262 - JANUARY 1993 - REVISED MARCH 1994

**FUNCTION TABLE†**  
 (each 8-bit section)

INPUTS				OUTPUT B
CEAB	LEAB	OEAB	A	
H	X	X	X	Z
X	X	H	X	Z
L	H	L	X	B <sub>0</sub> ‡
L	L	L	L	L
L	L	L	H	H

† A-to-B data flow is shown; B-to-A flow control is the same except that it uses CEBA, LEBA, and OEBA.

‡ Output level before the indicated steady-state input conditions were established.

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)§**

Supply voltage range, V <sub>CC</sub> .....	-0.5 V to 4.6 V
Input voltage range, V <sub>I</sub> (except I/O ports) (see Note 1) .....	-0.5 V to 4.6 V
Input voltage range, V <sub>I</sub> (I/O ports) (see Notes 1 and 2) .....	-0.5 V to V <sub>CC</sub> + 0.5 V
Output voltage range, V <sub>O</sub> (see Notes 1 and 2) .....	-0.5 V to V <sub>CC</sub> + 0.5 V
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0) .....	-50 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CC</sub> ) .....	±50 mA
Continuous output current, I <sub>O</sub> (V <sub>O</sub> = 0 to V <sub>CC</sub> ) .....	±50 mA
Continuous current through V <sub>CC</sub> or GND .....	±100 mA
Maximum power dissipation at T <sub>A</sub> = 55°C (in still air) (see Note 3): DGG package .....	1 W
DL package .....	1.4 W
Storage temperature range .....	-65°C to 150°C

§ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.  
 2. This value is limited to 4.6 V maximum.  
 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.  
 For more information, refer to the *Package Thermal Considerations* application note.

**recommended operating conditions**

		MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage	2.7	3.6	V
V <sub>IH</sub>	High-level input voltage	V <sub>CC</sub> = 2.7 V to 3.6 V	2	V
V <sub>IL</sub>	Low-level input voltage	V <sub>CC</sub> = 2.7 V to 3.6 V	0.8	V
V <sub>I</sub>	Input voltage	0	V <sub>CC</sub>	V
V <sub>O</sub>	Output voltage	0	V <sub>CC</sub>	V
I <sub>OH</sub>	High-level output current	V <sub>CC</sub> = 2.7 V V <sub>CC</sub> = 3 V	-12 -24	mA
I <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 2.7 V V <sub>CC</sub> = 3 V	12 24	mA
Δt/Δv	Input transition rise or fall rate	0	10	ns/V
T <sub>A</sub>	Operating free-air temperature	-40	85	°C

SN74ALVC16543  
**16-BIT REGISTERED TRANSCEIVER**  
**WITH 3-STATE OUTPUTS**  
SCAS262 - JANUARY 1993 - REVISED MARCH 1994

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V <sub>CC</sub> <sup>†</sup>	MIN	MAX	UNIT
V <sub>OH</sub>	I <sub>OH</sub> = -100 µA		MIN to MAX	V <sub>CC</sub> -0.2		V
	I <sub>OH</sub> = -12 mA		2.7 V	2.2		
	I <sub>OH</sub> = -24 mA		3 V	2.4		
V <sub>OL</sub>	I <sub>OL</sub> = 100 µA		MIN to MAX	0.2		V
	I <sub>OL</sub> = 12 mA		2.7 V	0.4		
	I <sub>OL</sub> = 24 mA		3 V	0.55		
I <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND		3.6 V		±5	µA
I <sub>I(hold)</sub>	Data I/Os	V <sub>I</sub> = 0.8 V		75		µA
		V <sub>I</sub> = 2 V	3 V	-75		
I <sub>OZ</sub> <sup>‡</sup>		V <sub>O</sub> = V <sub>CC</sub> or GND	3.6 V		±10	µA
I <sub>CC</sub>		V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	3.6 V		40	µA
ΔI <sub>CC</sub>		V <sub>CC</sub> = 3 V to 3.6 V, One input at V <sub>CC</sub> - 0.6 V, Other inputs at V <sub>CC</sub> or GND			750	µA
C <sub>i</sub>	Control inputs	V <sub>I</sub> = V <sub>CC</sub> or GND	3.3 V			pF
C <sub>io</sub>	A or B ports	V <sub>O</sub> = V <sub>CC</sub> or GND	3.3 V			pF

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

<sup>‡</sup> For I/O ports, the parameter I<sub>OZ</sub> includes the input leakage current.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265