INTEGRATED CIRCUITS

DATA SHEET

74LVC373Octal D-type transparent latch (3-State)

Product specification Supersedes data of February 1996 IC24 Data Handbook





Octal D-type transparent latch (3-State)

74LVC373

FEATURES

- Wide supply voltage range of 1.2V to 3.6V
- In accordance with JEDEC standard no. 8-1A
- Inputs accept voltages up to 5.5V
- CMOS low power consumption
- Direct interface with TTL levels
- Common 3-State output enable input
- Output drive capability 50Ω transmission lines @ 85°C

DESCRIPTION

The 74LVC373 is a high performance, low-power, low-voltage Si-gate CMOS device and superior to most advanced CMOS compatible TTL families. Inputs can be driven from either 3.3V or 5V devices. This feature allows the use of these devices as translators in a mixed 3.3V/5V environment.

The 74LVC373 is an octal D-type transparent latch featuring separate D-type inputs for each latch and 3-State outputs for bus oriented applications. A latch enable (LE) input and an output enable (OE) input are common to all internal latches.

The '373' consists of eight D-type transparent latches with 3-State true outputs. When LE is HIGH, data at the Dn inputs enters the latches. In this condition the latches are transparent, i.e., a latch output will change each time its corresponding D-input changes.

When LE is LOW the latches store the information that was present at the D-inputs a set-up time preceding the HIGH-to-LOW transition of LE. When $\overline{\text{OE}}$ is LOW, the contents of the eight latches are available at the outputs. When \overline{OE} is HIGH, the outputs go to the high impedance OFF-state. Operation of the OE input does not affect the state of the latches.

The '373' is functionally identical to the '573', but the '573' has a different pin arrangement.

QUICK REFERENCE DATA

GND = 0V; $T_{amb} = 25^{\circ}C$; $t_r = t_f \le 2.5 \text{ ns}$

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t _{PHL} /t _{PLH}	Propagation delay Dn to Qn LE to Qn	$C_L = 50pF$ $V_{CC} = 3.3V$	4.3 4.6	ns
C _I	Input capacitance		5.0	pF
C _{PD}	Power dissipation capacitance per latch	Notes 1, 2	23	pF

NOTES:

- 1. C_{PD} is used to determine the dynamic power dissipation (P_D in μW)


 - P_D is used to determine the dynamic power dissipation (P_D = $C_{PD} \times V_{CC}^2 \times f_i + \Sigma (C_L \times V_{CC}^2 \times f_o)$ where: f_i = input frequency in MHz; C_L = output load capacity in pF; f_o = output frequency in MHz; V_{CC} = supply voltage in V;

 - $\Sigma (C_L \times V_{CC}^2 \times f_0) = \text{sum of the outputs.}$
- 2. The condition is $V_I = GND$ to V_{CC}

ORDERING AND PACKAGE INFORMATION

PACKAGES	TEMPERATURE RANGE	OUTSIDE NORTH AMERICA	NORTH AMERICA	PKG. DWG. #
20-Pin Plastic SO	-40°C to +85°C	74LVC373 D	74LVC373 D	SOT163-1
20-Pin Plastic SSOP Type II	-40°C to +85°C	74LVC373 DB	74LVC373 DB	SOT339-1
20-Pin Plastic TSSOP Type I	-40°C to +85°C	74LVC373 PW	74LVC373PW DH	SOT360-1

PIN CONFIGURATION




PIN DESCRIPTION

PIN NUMBER	SYMBOL	FUNCTION
1	ŌĒ	Output enable input (active LOW)
2, 5, 6, 9, 12, 15, 16, 19	Q0-Q7	3-State latch outputs
3, 4, 7, 8, 13, 14, 17, 18	D0-D7	Data inputs
10	GND	Ground (0V)
11 LE		Latch enable input (active HIGH)
20	V _{CC}	Positive supply voltage


Octal D-type transparent latch (3-State)

74LVC373


LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)



FUNCTIONAL DIAGRAM



FUNCTION TABLE

OPERATING	MODEO		INTERNAL	OUTPUTS	
MODES	OE	LE	Dn	LATCHES	Q0 to Q7
Enable and read register (transparent mode)		ΙI	LH	⊔ H	L H
Latch and read register	LL		l h	L H	L H
Latch register and disable outputs	HH	L	l h	L H	Z Z

H = HIGH voltage level

HIGH voltage level one set-up time prior to the HIGH-to-LOW

LE transition


LOW voltage level

LOW voltage level one set-up time prior to the HIGH-to-LOW

LE transition

X = Don't care Z = High impedance OFF-state

LOGIC DIAGRAM



Octal D-type transparent latch (3-State)

74LVC373

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	CONDITIONS	LIM	ITS	UNIT
STWIBUL	PARAMETER	CONDITIONS	MIN	MAX	UNII
V _{CC}	DC supply voltage (for max. speed performance)		2.7	3.6	V
V _{CC}	DC supply voltage (for low-voltage applications)		1.2	3.6	V
VI	DC input voltage range		0	5.5	V
V _{I/O}	DC input voltage range for I/Os		0	V _{CC}	V
Vo	DC output voltage range		0	V _{CC}	V
T _{amb}	Operating free-air temperature range		-40	+85	°C
t _r , t _f	Input rise and fall times	$V_{CC} = 1.2 \text{ to } 2.7 \text{V}$ $V_{CC} = 2.7 \text{ to } 3.6 \text{V}$	0 0	20 10	ns/V

ABSOLUTE MAXIMUM RATINGS¹

In accordance with the Absolute Maximum Rating System (IEC 134). Voltages are referenced to GND (ground = 0V).

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V _{CC}	DC supply voltage		-0.5 to +6.5	V
l _{IK}	DC input diode current	V ₁ < 0	-50	mA
VI	DC input voltage	Note 2	-0.5 to +5.5	V
V _{I/O}	DC input voltage range for I/Os		–0.5 to V _{CC} +0.5	V
I _{OK}	DC output diode current	$V_{O} > V_{CC}$ or $V_{O} < 0$	±50	mA
V _{OUT}	DC output voltage	Note 2	–0.5 to V _{CC} +0.5	V
I _{OUT}	DC output source or sink current	$V_{O} = 0$ to V_{CC}	±50	mA
I _{GND} , I _{CC}	DC V _{CC} or GND current		±100	mA
T _{stg}	Storage temperature range		-60 to +150	°C
P _{TOT}	Power dissipation per package – plastic mini-pack (SO) – plastic shrink mini-pack (SSOP and TSSOP)	above +70°C derate linearly with 8 mW/K above +60°C derate linearly with 5.5 mW/K	500 500	mW

NOTES:

Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the
device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to
absolute-maximum-rated conditions for extended periods may affect device reliability.

^{2.} The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

Octal D-type transparent latch (3-State)

74LVC373

DC ELECTRICAL CHARACTERISTICS

Over recommended operating conditions. Voltages are referenced to GND (ground = 0V).

				IMITS		
SYMBOL	PARAMETER	TEST CONDITIONS	Temp =	-40°C to	+85°C	UNIT
			MIN	TYP ¹	MAX	1
.,	LUCI I lovel I povit velto do	V _{CC} = 1.2V	V _{CC}			V
V _{IH}	HIGH level Input voltage	V _{CC} = 2.7 to 3.6V	2.0]
V	L OW level leave walks as	V _{CC} = 1.2V			GND	V
V _{IL}	LOW level Input voltage	V _{CC} = 2.7 to 3.6V			0.8	1 '
		$V_{CC} = 2.7V$; $V_I = V_{IH}$ or V_{IL} ; $I_O = -12mA$	V _{CC} - 0.5			
	LUCLUS and authority valtages	$V_{CC} = 3.0V; V_I = V_{IH} \text{ or } V_{IL}; I_O = -100\mu\text{A}$	V _{CC} -0.2	V _{CC}] ,
V _{OH}	HIGH level output voltage	$V_{CC} = 3.0V; V_I = V_{IH} \text{ or } V_{IL;} I_O = -12\text{mA}$	V _{CC} -0.6			1 '
		$V_{CC} = 3.0V$; $V_I = V_{IH}$ or V_{IL} ; $I_O = -24$ mA	V _{CC} - 1.0			1
		$V_{CC} = 2.7V$; $V_I = V_{IH}$ or V_{IL} ; $I_O = 12mA$			0.40	
V _{OL}	LOW level output voltage	$V_{CC} = 3.0V; V_I = V_{IH} \text{ or } V_{IL}; I_O = 100 \mu A$		GND	0.20	V
		$V_{CC} = 3.0V; V_I = V_{IH} \text{ or } V_{IL;} I_O = 24\text{mA}$			0.55	1
t _l	Input leakage current	$V_{CC} = 3.6V$; $V_I = 5.5V$ or GND Not for I/C	pins	±0.1	±5	μΑ
I _{IHZ} /I _{ILZ}	Input current for common I/O pins	$V_{CC} = 3.6V$; $V_I = V_{CC}$ or GND		±0.1	±15	μА
I _{OZ}	3-State output OFF-state current	$V_{CC} = 3.6V$; $V_I = V_{IH}$ or V_{IL} ; $V_O = V_{CC}$ or G	IND	0.1	±10	μА
I _{CC}	Quiescent supply current	$V_{CC} = 3.6V; V_I = V_{CC} \text{ or GND}; I_O = 0$		0.1	20	μΑ
Δl _{CC}	Additional quiescent supply current per input pin	$V_{CC} = 2.7V$ to 3.6V; $V_I = V_{CC} - 0.6V$; $I_O = 0$		5	500	μА

NOTE:

AC CHARACTERISTICS

GND = 0 V; t_r = $t_f \leq$ 2.5 ns; C_L = 50 pF

						LIMITS			
SYMBOL	PARAMETER	WAVEFORM	Vcc	= 3.3V ±0).3V	V _{CC} =	: 2.7V	V _{CC} = 1.2V	UNIT
			MIN	TYP ¹	MAX	MIN	MAX	TYP	
t _{PHL} /t _{PLH}	Propagation delay Dn to Qn	Figures 1, 5	1.5	4.3	8.0	1.5	9.0	21	ns
t _{PHL} /t _{PLH}	Propagation delay LE to Qn	Figures 2, 5	1.5	4.6	9.0	1.5	10	23	ns
t _{PZH} /t _{PZL}	3-State output enable time OE to Qn	Figures 3, 5	1.5	3.8	8.5	1.5	9.5	17	ns
t _{PHZ} /t _{PLZ}	3-State output disable time OE to Qn	Figures 3, 5	1.5	3.5	7.5	1.5	8.5	8.0	ns
t _W	LE pulse width HIGH	Figure 2	4.0	3.0	_	4.0	-	-	ns
t _{su}	Set-up time Dn to LE	Figure 4	2.0	0.4	_	3.0	_	_	ns
t _h	Hold time Dn to LE	Figure 4	2.0	0	_	3.0	_	-	ns

NOTE:

^{1.} All typical values are at V_{CC} = 3.3V and T_{amb} = 25°C.

^{1.} These typical values are at V_{CC} = 3.3V and T_{amb} = 25°C.

Octal D-type transparent latch (3-State)

74LVC373

AC WAVEFORMS

 V_M = 1.5V at $V_{CC} \ge 2.7V; \, V_M$ = 0.5V * V_{CC} at $V_{CC} < 2.7V$ V_{OL} and V_{OH} are the typical output voltage drop that occur with the output load. V_X = V_{OL} + 0.3V at $V_{CC} \ge 2.7V; \, V_X$ = V_{OL} + 0.1V $_{CC}$ at $V_{CC} < 2.7V$ V_Y = V_{OH} - 0.3V at $V_{CC} \ge 2.7V; \, V_Y$ = V_{OH} - 0.1V $_{CC}$ at $V_{CC} < 2.7V$




Figure 1. Input (Dn) to output (Qn) propagation delays




Figure 3. 3-State enable and disable times

Figure 2. Latch enable input (LE) pulse width, the latch enable input to output (Qn) propagation delays




Figure 4. Data set-up and hold times for the Dn input to the LE input

TEST CIRCUIT





Figure 5. Load circuitry for switching times

Octal D-type transparent latch (3-State)

74LVC373

SO20: plastic small outline package; 20 leads; body width 7.5 mm

SOT163-1



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E ⁽¹⁾	e	HE	L	Lp	Q	v	w	у	z ⁽¹⁾	θ
mm	2.65	0.30 0.10	2.45 2.25	0.25	0.49 0.36	0.32 0.23	13.0 12.6	7.6 7.4	1.27	10.65 10.00	1.4	1.1 0.4	1.1 1.0	0.25	0.25	0.1	0.9 0.4	8°
inches	0.10	0.012 0.004	0.096 0.089	0.01	0.019 0.014	0.013 0.009	0.51 0.49	0.30 0.29	0.050	0.42 0.39	0.055	0.043 0.016	0.043 0.039	0.01	0.01	0.004	0.035 0.016	o°

Note

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.


OUTLINE		REFER	RENCES	EUROPEAN	ISSUE DATE	
VERSION	IEC	JEDEC	EIAJ	PROJECTION	1930E DATE	
SOT163-1	075E04	MS-013AC			-92-11-17 95-01-24	

Octal D-type transparent latch (3-State)

74LVC373

SSOP20: plastic shrink small outline package; 20 leads; body width 5.3 mm

SOT339-1



DIMENSIONS (mm are the original dimensions)

UNIT	A max.	Α1	A ₂	A ₃	bр	С	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	Ø	v	w	у	Z ⁽¹⁾	θ
mm	2.0	0.21 0.05	1.80 1.65	0.25	0.38 0.25	0.20 0.09	7.4 7.0	5.4 5.2	0.65	7.9 7.6	1.25	1.03 0.63	0.9 0.7	0.2	0.13	0.1	0.9 0.5	8° 0°

Note

1. Plastic or metal protrusions of 0.20 mm maximum per side are not included.


OUTLINE		REFER	RENCES	EUROPEAN	ISSUE DATE	
VERSION	IEC	JEDEC	EIAJ	PROJECTION	1330E DATE	
SOT339-1		MO-150AE			93-09-08 95-02-04	


Octal D-type transparent latch (3-State)

74LVC373

TSSOP20: plastic thin shrink small outline package; 20 leads; body width 4.4 mm

SOT360-1





DIMENSIONS (mm are the original dimensions)

UNIT	A max.	Α1	A ₂	A ₃	рb	С	D ⁽¹⁾	E ⁽²⁾	е	HE	L	Lp	Ø	v	w	у	Z ⁽¹⁾	θ
mm	1.10	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	6.6 6.4	4.5 4.3	0.65	6.6 6.2	1.0	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.5 0.2	8° 0°

Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	EIAJ		PROJECTION	1990E DATE	
SOT360-1		MO-153AC				-93-06-16 95-02-04	

Octal D-type transparent latch (3-State)

74LVC373

DEFINITIONS							
Data Sheet Identification	Product Status	Definition					
Objective Specification	Formative or in Design	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.					
Preliminary Specification	Preproduction Product	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.					
Product Specification	Full Production	This data sheet contains Final Specifications. Philips Semiconductors reserves the right to make changes at any time without notice, in order to improve design and supply the best possible product.					

Philips Semiconductors and Philips Electronics North America Corporation reserve the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

LIFE SUPPORT APPLICATIONS

Philips Semiconductors and Philips Electronics North America Corporation Products are not designed for use in life support appliances, devices, or systems where malfunction of a Philips Semiconductors and Philips Electronics North America Corporation Product can reasonably be expected to result in a personal injury. Philips Semiconductors and Philips Electronics North America Corporation customers using or selling Philips Semiconductors and Philips Electronics North America Corporation Products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors and Philips Electronics North America Corporation for any damages resulting from such improper use or sale.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 1997 All rights reserved. Printed in U.S.A.

Let's make things better.

Philips Semiconductors



