

# SN54F377, SN74F377 OCTAL D-TYPE FLIP-FLOPS WITH CLOCK ENABLE

TEXAS INSTR (LOGIC)

D2932, MARCH 1987—REVISED SEPTEMBER 1989

- Contains Eight D-Type Flip-Flops with Single-Rail Outputs
- Buffered Common Enable Input
- Applications Include:  
Buffer/Storage Registers  
Shift Register  
Pattern Generators
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

### description

The SN54F377 and SN74F377 are monolithic, positive-edge-triggered D-type flip-flops with a clock enable input. The 'F377 is similar to the 'F273, but features a common clock enable instead of a common clear.

Information at the D inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse if the clock enable input  $\bar{G}$  is low. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock input is at either the high or low level, the D input signal has no effect at the output. The circuits are designed to prevent false clocking by transitions at the  $\bar{G}$  input.


The SN54F377 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The SN74F377 is characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .

FUNCTION TABLE (EACH FLIP-FLOP)

INPUTS			OUTPUT
$\bar{G}$	CLOCK	DATA	Q
H	X	X	$Q_0$
L	↑	H	H
L	↑	L	L
X	L	X	$Q_0$


SN54F377 . . . J PACKAGE  
SN74F377 . . . DW OR N PACKAGE

(TOP VIEW)




SN54F377 . . . FK PACKAGE

(TOP VIEW)



### logic symbol†



†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for DW, J, and N packages.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1989, Texas Instruments Incorporated

OCTAL D-TYPE FLIP-FLOPS WITH CLOCK ENABLE

TEXAS INSTR (LOGIC)

logic diagram (positive logic)



Pin numbers shown are for DW, J, and N packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$	-0.5 V to 7 V
Input voltage†	-1.2 V to 7 V
Input current	-30 mA to 5 mA
Voltage applied to any output in the high state	-0.5 V to $V_{CC}$
Current into any output in the low state	40 mA
Operating free-air temperature range: SN54F377	-55°C to 125°C
SN74F377	0°C to 70°C
Storage temperature range	-65°C to 150°C

†The input voltage ratings may be exceeded provided the input current ratings are observed.

recommended operating conditions

	SN54F377			SN74F377			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
$V_{CC}$ Supply voltage	4.5	5	5.5	4.5	5	5.5	V
$V_{IH}$ High-level input voltage	2			2			V
$V_{IL}$ Low-level input voltage			0.8			0.8	V
$I_{IK}$ Input clamp current			-18			-18	mA
$I_{OH}$ High-level output current			-1			-1	mA
$I_{OL}$ Low-level output current			20			20	mA
$T_A$ Operating free-air temperature	-55		125	0		70	°C

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54F377			SN74F377			UNIT
		MIN	TYP†	MAX	MIN	TYP†	MAX	
$V_{IK}$	$V_{CC} = 4.5 \text{ V}$ , $I_I = -18 \text{ mA}$			-1.2			-1.2	V
$V_{OH}$	$V_{CC} = 4.5 \text{ V}$ , $I_{OH} = -1 \text{ mA}$	2.5	3.4		2.5	3.4		V
	$V_{CC} = 4.75 \text{ V}$ , $I_{OH} = -1 \text{ mA}$				2.7			
$V_{OL}$	$V_{CC} = 4.5 \text{ V}$ , $I_{OL} = 20 \text{ mA}$		0.3	0.5		0.3	0.5	V
$I_I$	$V_{CC} = 0$ , $V_I = 7 \text{ V}$			0.1			0.1	mA
$I_{IH}$	$V_{CC} = 5.5 \text{ V}$ , $V_I = 2.7 \text{ V}$			20			20	$\mu\text{A}$
$I_{IL}$	$V_{CC} = 5.5 \text{ V}$ , $V_I = 0.5 \text{ V}$			-0.6			-0.6	mA
$I_{OS}^\ddagger$	$V_{CC} = 5.5 \text{ V}$ , $V_O = 0$	-60		-150	-60		-150	mA
$I_{CCH}$	$V_{CC} = 5.5 \text{ V}$ , See Note 1		55	72		55	72	mA
$I_{CCL}$	$V_{CC} = 5.5 \text{ V}$ , See Note 2		70	90		70	90	mA

### timing requirements

		$V_{CC} = 5 \text{ V}$ , $T_A = 25^\circ\text{C}$		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$ , $T_A = \text{MIN to MAX}^\S$				UNIT
		'F377		SN54F377		SN74F377		
		MIN	MAX	MIN	MAX	MIN	MAX	
$f_{\text{clock}}$	Clock frequency	0	110		0		100	MHz
$t_{\text{su}}$	Setup time before CLK↑		2			2		ns
$t_{\text{h}}$	Hold time after CLK↑		1			1		ns
$t_{\text{su}}$	Setup time before CLK↑	$\bar{G}$ high	2.5			2.5		ns
		$\bar{G}$ low	3			3		
$t_{\text{h}}$	Hold time after CLK↑		0			0		ns
$t_{\text{w}}$	Pulse duration		4			5		ns

### switching characteristics (see Note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5 \text{ V}$ , $C_L = 50 \text{ pF}$ , $R_L = 500 \Omega$ , $T_A = 25^\circ\text{C}$			$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$ , $C_L = 50 \text{ pF}$ , $R_L = 500 \Omega$ , $T_A = \text{MIN to MAX}^\S$				UNIT
			'F377			SN54F377		SN74F377		
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
$f_{\text{max}}$			110	125			100		MHz	
$t_{\text{PLH}}$	CLK	Any Q	4	6.5	8.5			4	10	ns
$t_{\text{PHL}}$			4	7	9			4	10.5	

† All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$

‡ No more than one output should be shorted at a time and the duration of the short circuit should not exceed one second.

§ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

NOTES: 1.  $I_{CCH}$  is measured after applying a momentary ground, then 4.5 V, to the clock input with all data inputs at 4.5 V and the enable input at ground.

2.  $I_{CCL}$  is measured after applying a momentary ground, then 4.5 V, to the clock input with all data and enable inputs at ground.

3. Load circuits and waveforms are shown in Section 1 of the *F Logic (SN54/74F) Data Book, 1989*.