

SN54F377, SN74F377 OCTAL D-TYPE FLIP-FLOPS WITH CLOCK ENABLE

TEXAS INSTR (LOGIC)


D2932, MARCH 1987—REVISED SEPTEMBER 1989

- Contains Eight D-Type Flip-Flops with Single-Rail Outputs
- Buffered Common Enable Input
- Applications Include:
Buffer/Storage Registers
Shift Register
Pattern Generators
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

T-46-07-11


SN54F377 . . . J PACKAGE
SN74F377 . . . DW OR N PACKAGE

(TOP VIEW)



SN54F377 . . . FK PACKAGE

(TOP VIEW)



description

The SN54F377 and SN74F377 are monolithic, positive-edge-triggered D-type flip-flops with a clock enable input. The 'F377 is similar to the 'F273, but features a common clock enable instead of a common clear.


Information at the D inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse if the clock enable input \bar{G} is low. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock input is at either the high or low level, the D input signal has no effect at the output. The circuits are designed to prevent false clocking by transitions at the \bar{G} input.

The SN54F377 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74F377 is characterized for operation from 0°C to 70°C .

FUNCTION TABLE (EACH FLIP-FLOP)

INPUTS			OUTPUT
\bar{G}	CLOCK	DATA	Q
H	X	X	Q_0
L	↑	H	H
L	↑	L	L
X	L	X	Q_0

logic symbol†



†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for DW, J, and N packages.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54F377			SN74F377			UNIT
		MIN	TYP†	MAX	MIN	TYP†	MAX	
V_{IK}	$V_{CC} = 4.5 \text{ V}$, $I_I = -18 \text{ mA}$			-1.2			-1.2	V
V_{OH}	$V_{CC} = 4.5 \text{ V}$, $I_{OH} = -1 \text{ mA}$	2.5	3.4		2.5	3.4		V
	$V_{CC} = 4.75 \text{ V}$, $I_{OH} = -1 \text{ mA}$				2.7			
V_{OL}	$V_{CC} = 4.5 \text{ V}$, $I_{OL} = 20 \text{ mA}$		0.3	0.5		0.3	0.5	V
I_I	$V_{CC} = 0$, $V_I = 7 \text{ V}$			0.1			0.1	mA
I_{IH}	$V_{CC} = 5.5 \text{ V}$, $V_I = 2.7 \text{ V}$			20			20	μA
I_{IL}	$V_{CC} = 5.5 \text{ V}$, $V_I = 0.5 \text{ V}$			-0.6			-0.6	mA
I_{OS}^\ddagger	$V_{CC} = 5.5 \text{ V}$, $V_O = 0$	-60		-150	-60		-150	mA
I_{CCH}	$V_{CC} = 5.5 \text{ V}$, See Note 1		55	72		55	72	mA
I_{CCL}	$V_{CC} = 5.5 \text{ V}$, See Note 2		70	90		70	90	mA

timing requirements

		$V_{CC} = 5 \text{ V}$, $T_A = 25^\circ\text{C}$		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$, $T_A = \text{MIN to MAX}^\S$				UNIT
		'F377		SN54F377		SN74F377		
		MIN	MAX	MIN	MAX	MIN	MAX	
f_{clock}	Clock frequency	0	110		0		100	MHz
t_{su}	Setup time before CLK↑	Data high or low	2			2		ns
t_{h}	Hold time after CLK↑	Data high or low	1			1		ns
t_{su}	Setup time before CLK↑	\bar{G} high	2.5			2.5		ns
		\bar{G} low	3			3		
t_{h}	Hold time after CLK↑	\bar{G} high or low	0			0		ns
t_{w}	Pulse duration	CLK low	4			5		ns

switching characteristics (see Note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5 \text{ V}$, $C_L = 50 \text{ pF}$, $R_L = 500 \Omega$, $T_A = 25^\circ\text{C}$			$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$, $C_L = 50 \text{ pF}$, $R_L = 500 \Omega$, $T_A = \text{MIN to MAX}^\S$				UNIT
			'F377			SN54F377		SN74F377		
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f_{max}			110	125			100		MHz	
t_{PLH}	CLK	Any Q	4	6.5	8.5			4	10	ns
t_{PHL}			4	7	9			4	10.5	

† All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^\circ\text{C}$

‡ No more than one output should be shorted at a time and the duration of the short circuit should not exceed one second.

§ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

NOTES: 1. I_{CCH} is measured after applying a momentary ground, then 4.5 V, to the clock input with all data inputs at 4.5 V and the enable input at ground.

2. I_{CCL} is measured after applying a momentary ground, then 4.5 V, to the clock input with all data and enable inputs at ground.

3. Load circuits and waveforms are shown in Section 1 of the *F Logic (SN54/74F) Data Book, 1989*.