

# TC74LCX16652FT

## TENTATIVE DATA


### LOW VOLTAGE 16-BIT BUS TRANSCEIVER / REGISTER WITH 5V TOLERANT INPUTS AND OUTPUTS

The TC74LCX16652FT is a high performance CMOS 16bit BUS TRANSCEIVER / REGISTER. Designed for use in 3.3 Volt systems, it achieves high speed operation while maintaining the CMOS low power dissipation.

This device is designed for low-voltage (3.3V)  $V_{CC}$  applications, but it could be used to interface to 5V supply environment for both inputs and outputs.

This device is bus transceiver with 3-state outputs, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the internal registers.

All inputs are equipped with protection circuits against static discharge.



TSSOP56-P-61

Weight : 0.25g (Typ.)

## FEATURES

- Low voltage operation :  $V_{CC} = 2.0 \sim 3.6V$
- High speed operation :  $t_{pd} = 6.0\text{ns}$  (Max.) ( $V_{CC} = 3.0 \sim 3.6V$ )
- Output current :  $|I_{OH}| / |I_{OL}| = 24\text{mA}$  (Min.) ( $V_{CC} = 3.0V$ )
- Latch-up performance :  $\pm 500\text{mA}$
- Package : TSSOP (Thin Shrink Small Outline Package)
- Bidirectional interface between 5V and 3.3V signals.
- Power down protection is provided on all inputs and outputs.

(Note) Do not apply a signal to any bus terminal when it is in the output mode. Damage may result.


All floating (high impedance) bus terminals must have their input levels fixed by means of pull up or pull down resistors.

# TC74LCX16652FT

## PIN ASSIGNMENT

|                   |                    |
|-------------------|--------------------|
| 1OEAB 1           | 56 1OEBA           |
| 1CAB 2            | 55 1CBA            |
| 1SAB 3            | 54 1SBA            |
| GND 4             | 53 GND             |
| 1A1 5             | 52 1B1             |
| 1A2 6             | 51 1B2             |
| V <sub>CC</sub> 7 | 50 V <sub>CC</sub> |
| 1A3 8             | 49 1B3             |
| 1A4 9             | 48 1B4             |
| 1A5 10            | 47 1B5             |
| GND 11            | 46 GND             |
| 1A6 12            | 45 1B6             |
| 1A7 13            | 44 1B7             |
| 1A8 14            | 43 1B8             |
| 2A1 15            | 42 2B1             |
| 2A2 16            | 41 2B2             |
| 2A3 17            | 40 2B3             |
| GND 18            | 39 GND             |
| 2A4 19            | 38 2B4             |
| 2A5 20            | 37 2B5             |
| 2A6 21            | 36 2B6             |
| V <sub>CC22</sub> | 35 V <sub>CC</sub> |
| 2A7 23            | 34 2B7             |
| 2A8 24            | 33 2B8             |
| GND 25            | 32 GND             |
| 2SAB 26           | 31 2SBA            |
| 2CAB 27           | 30 2CBA            |
| 2OEAB 28          | 29 2OEBA           |

## IEC LOGIC SYMBOL



(TOP VIEW)

TRUTH TABLE

| CONTROL INPUTS |      |     |     |     |     | BUS    |        | FUNCTION   |
|----------------|------|-----|-----|-----|-----|--------|--------|--|
| OEAB           | OEBA | CAB | CBA | SAB | SBA | A      | B      |  |
| L              | H    | X*  | X*  | X   | X   | INPUT  | INPUT  | The output functions of A and B Busses are disabled.   |
|                |      | —   | —   | X   | X   | Z      | Z      | Both A and B Busses are used as inputs to the internal flip-flops. Data on the Bus will be stored on the rising edge of the Clock.               |
| H              | H    | X*  | X*  | L   | X   | INPUT  | OUTPUT | The data on the A bus are displayed on the B bus.  |
|                |      | —   | X*  | L   | X   | L      | L      | The data on the A bus are displayed on the B Bus, and are stored into the A storage flip-flops on the rising edge of CAB.                        |
| H              | H    | X*  | X*  | H   | X   | X      | Qn     | The data in the A storage flop-flops are displayed on the B Bus.   |
|                |      | —   | X*  | H   | X   | L      | L      | The data on the A Bus are stored into the A storage flip-flops on the rising edge of CAB, and the stored data propagate directly onto the B Bus. |
| L              | L    | X*  | X*  | X   | L   | OUTPUT | INPUT  | The data on the B Bus are displayed on the A bus.  |
|                |      | X*  | —   | X   | L   | L      | L      | The data on the B Bus are displayed on the A Bus, and are stored into the B storage flip-flops on the rising edge of CBA.                        |
| L              | L    | X*  | X*  | X   | H   | Qn     | X      | The data in the B storage flop-flops are displayed on the A Bus.   |
|                |      | X*  | —   | X   | H   | L      | L      | The data on the B Bus are stored into the B storage flip-flops on the rising edge of CBA, and the stored data propagate directly onto the A Bus. |
| H              | L    | X*  | X*  | H   | H   | OUTPUT | OUTPUT | The data in the A storage flop-flops are displayed on the B Bus, and the data in the B storage flop-flops are displayed on the A.                |
|                |      |     |     |     |     | Qn     | Qn     |  |



X : Don't care


Z : High Impedance

Qn : The data stored into the internal flip-flops by most recent low to high transition of the clock inputs.

- \* The clocks are not internally gated with either OEAB or  $\overline{OEBA}$ . Therefore, data on the A and/or B Busses may be clocked into the storage flip-flops at any time.

## SYSTEM DIAGRAM



**TIMING CHART**

## MAXIMUM RATINGS

| PARAMETER   | SYMBOL                            | RATING  | UNIT |
|---|-----------------------------------|---|------|
| Supply Voltage Range                                    | V <sub>CC</sub>                   | -0.5~7.0  | V    |
| DC Input Voltage<br>(CAB, CBA, SAB, SBA, OEAB,<br>OEBA) | V <sub>IN</sub>                   | -0.5~7.0  | V    |
| DC Bus I/O Voltage                                      | V <sub>I/O</sub>                  | -0.5~7.0 (Note 1)<br>-0.5~V <sub>CC</sub> +0.5 (Note 2) | V    |
| Input Diode Current                                     | I <sub>IK</sub>                   | -50   | mA   |
| Output Diode Current                                    | I <sub>OK</sub>                   | ±50 (Note 3)  | mA   |
| DC Output Current                                       | I <sub>OUT</sub>                  | ±50   | mA   |
| Power Dissipation                                       | P <sub>D</sub>                    | TBD   | mW   |
| DC V <sub>CC</sub> /Ground Current                      | I <sub>CC</sub> /I <sub>GND</sub> | ±100  | mA   |
| Storage Temperature                                     | T <sub>stg</sub>                  | -65~150   | °C   |

(Note 1) Off-State

(Note 2) High or Low State. I<sub>OUT</sub> absolute maximum rating must be observed.(Note 3) V<sub>OUT</sub><GND, V<sub>OUT</sub>>V<sub>CC</sub>

## RECOMMENDED OPERATING CONDITIONS

| PARAMETER  | SYMBOL                           | RATING                                       | UNIT |
|--|----------------------------------|--|------|
| Supply Voltage                                       | V <sub>CC</sub>                  | 2.0~3.6<br>1.5~3.6 (Note 4)                  | V    |
| Input Voltage<br>(CAB, CBA, SAB, SBA, OEAB,<br>OEBA) | V <sub>IN</sub>                  | 0~5.5  | V    |
| Bus I/O Voltage                                      | V <sub>I/O</sub>                 | 0~5.5 (Note 5)<br>0~V <sub>CC</sub> (Note 6) | V    |
| Output Current                                       | I <sub>OH</sub> /I <sub>OL</sub> | ±24 (Note 7)<br>±12 (Note 8)                 | mA   |
| Operating Temperature                                | T <sub>opr</sub>                 | -40~85                                       | °C   |
| Input Rise And Fall Time                             | d <sub>t</sub> /d <sub>v</sub>   | 0~10 (Note 9)                                | ns/V |

(Note 4) Data Retention Only.

(Note 5) Off-State

(Note 6) High or Low State.

(Note 7) V<sub>CC</sub>=3.0~3.6V(Note 8) V<sub>CC</sub>=2.7~3.0V(Note 9) V<sub>IN</sub>=0.8~2.0V, V<sub>CC</sub>=3.0V

**ELECTRICAL CHARACTERISTICS**  
DC characteristics ( $T_a = -40\text{--}85^\circ\text{C}$ )

| PARAMETER                        |                 | SYMBOL                           | TEST CONDITION                |  | $V_{CC}$ (V) | MIN. | MAX.       | UNIT          |  |
|----------------------------------|-----------------|----------------------------------|-------------------------------|--|--------------|------|------------|---------------|--|
| Input Voltage                    | "H" Level       | $V_{IH}$                         | $V_{IN} = V_{IH}$ or $V_{IL}$ | $I_{OH} = -100\mu\text{A}$                   | 2.7~3.6      | 2.0  | —          | V             |  |
|                                  | "L" Level       | $V_{IL}$                         |                               |  | 2.7~3.6      | —    | 0.8        |               |  |
| Output Voltage                   | "H" Level       | $V_{OH}$                         | $V_{IN} = V_{IH}$ or $V_{IL}$ | $I_{OH} = -12\text{mA}$                      | 2.7          | 2.2  | —          | V             |  |
|                                  |                 |                                  |                               | $I_{OH} = -18\text{mA}$                      | 3.0          | 2.4  | —          |               |  |
|                                  |                 |                                  |                               | $I_{OH} = -24\text{mA}$                      | 3.0          | 2.2  | —          |               |  |
|                                  |                 |                                  |                               | $I_{OL} = 100\mu\text{A}$                    | 2.7~3.6      | —    | 0.2        |               |  |
|                                  | "L" Level       | $V_{OL}$                         | $V_{IN} = V_{IH}$ or $V_{IL}$ | $I_{OL} = 12\text{mA}$                       | 2.7          | —    | 0.4        |               |  |
|                                  |                 |                                  |                               | $I_{OL} = 16\text{mA}$                       | 3.0          | —    | 0.4        |               |  |
|                                  |                 |                                  |                               | $I_{OL} = 24\text{mA}$                       | 3.0          | —    | 0.55       |               |  |
|                                  |                 |                                  |                               | $V_{IN} = 0\text{--}5.5\text{V}$             | 2.7~3.6      | —    | $\pm 5.0$  | $\mu\text{A}$ |  |
| Input Leakage Current            | $I_{IN}$        | $V_{IN} = V_{IH}$ or $V_{IL}$    |                               | $V_{OUT} = 0\text{--}5.5\text{V}$            | 2.7~3.6      | —    | $\pm 5.0$  | $\mu\text{A}$ |  |
| 3-State Output Off-State Current | $I_{OZ}$        |                                  |                               |  | 2.7~3.6      | —    | $\pm 5.0$  | $\mu\text{A}$ |  |
| Power Off Leakage Current        | $I_{OFF}$       | $V_{IN} / V_{OUT} = 5.5\text{V}$ |                               | $V_{IN} = V_{CC}$ or GND                     | 0            | —    | 10.0       | $\mu\text{A}$ |  |
| Quiescent Supply Current         | $I_{CC}$        |                                  |                               |  | 2.7~3.6      | —    | 20.0       | $\mu\text{A}$ |  |
| Increase In $I_{CC}$ Per Input   | $\Delta I_{CC}$ | $V_{IH} = V_{CC} - 0.6\text{V}$  |                               | $V_{IN} / V_{OUT} = 3.6\text{--}5.5\text{V}$ | 2.7~3.6      | —    | $\pm 20.0$ |               |  |

AC characteristic ( $T_a = -40\sim85^\circ C$ )

| PARAMETER   | SYMBOL                   | TEST CONDITION | $V_{CC}$ (V)  | MIN. | MAX. | UNIT |
|---|--------------------------|----------------|---------------|------|------|------|
|   |                          |                |               |      |      |      |
| Maximum Clock Frequency                                   | $f_{MAX}$                | (Fig.1, 2)     | 2.7           | —    | —    | MHz  |
|   |                          |                | $3.3 \pm 0.3$ | 170  | —    |      |
| Propagation Delay Time ( $A_n, B_n-B_n, A_n$ )            | $t_{pLH}$<br>$t_{pHL}$   | (Fig.1, 2)     | 2.7           | —    | 6.6  | ns   |
|   |                          |                | $3.3 \pm 0.3$ | 1.5  | 6.0  |      |
| Propagation Delay Time ( $CAB, CBA-B_n, A_n$ )            | $t_{pLH}$<br>$t_{pHL}$   | (Fig.1, 5)     | 2.7           | —    | 8.3  | ns   |
|   |                          |                | $3.3 \pm 0.3$ | 1.5  | 7.5  |      |
| Propagation Delay Time ( $SAB, SBA-B_n, A_n$ )            | $t_{pLH}$<br>$t_{pHL}$   | (Fig.1, 2)     | 2.7           | —    | 8.3  | ns   |
|   |                          |                | $3.3 \pm 0.3$ | 1.5  | 7.5  |      |
| Output Enable Time ( $OEAB, \bar{OE}B\bar{A}-A_n, B_n$ )  | $t_{pZL}$<br>$t_{pZH}$   | (Fig.1, 3, 4)  | 2.7           | —    | 8.3  | ns   |
|   |                          |                | $3.3 \pm 0.3$ | 1.5  | 7.5  |      |
| Output Disable Time ( $OEAB, \bar{OE}B\bar{A}-A_n, B_n$ ) | $t_{pLZ}$<br>$t_{pHZ}$   | (Fig.1, 3, 4)  | 2.7           | —    | 8.3  | ns   |
|   |                          |                | $3.3 \pm 0.3$ | 1.5  | 7.5  |      |
| Minimum Pulse Width                                       | $t_w(H)$<br>$t_w(L)$     | (Fig.1, 5)     | 2.7           | 4.0  | —    | ns   |
|   |                          |                | $3.3 \pm 0.3$ | 3.0  | —    |      |
| Minimum Set-up Time                                       | $t_s$                    | (Fig.1, 5)     | 2.7           | 2.5  | —    | ns   |
|   |                          |                | $3.3 \pm 0.3$ | 2.5  | —    |      |
| Minimum Hold Time   | $t_h$                    | (Fig.1, 5)     | 2.7           | 1.5  | —    | ns   |
|   |                          |                | $3.3 \pm 0.3$ | 1.5  | —    |      |
| Output To Output Skew                                     | $t_{osLH}$<br>$t_{osHL}$ | (Note 10)      | 2.7           | —    | —    | ns   |
|   |                          |                | $3.3 \pm 0.3$ | —    | 1.0  |      |

(Note 10) Parameter guaranteed by design.

$$(t_{osLH} = |t_{pLHm} - t_{pLHn}|, t_{osHL} = |t_{pHlm} - t_{pHln}|)$$

DYNAMIC SWITCHING CHARACTERISTICS ( $T_a = 25^\circ C$ , Input  $t_f = t_r = 2.5\text{ ns}$ ,  $C_L = 50\text{ pF}$ ,  $R_L = 500\Omega$ )

| PARAMETER                             | SYMBOL      | TEST CONDITION  | $V_{CC}$ (V) | TYP. | UNIT |
|---------------------------------------|-------------|---|--------------|------|------|
|                                       |             |   |              |      |      |
| Quiet Output Maximum Dynamic $V_{OL}$ | $V_{OLP}$   | $V_{IH} = 3.3\text{ V}$ , $V_{IL} = 0\text{ V}$ (Note 11) | 3.3          | 0.8  | V    |
| Quiet Output Minimum Dynamic $V_{OL}$ | $ V_{OLV} $ | $V_{IH} = 3.3\text{ V}$ , $V_{IL} = 0\text{ V}$ (Note 11) | 3.3          | 0.8  | V    |

(Note 11) Characterized with 15 outputs switching from High-to-Low or Low-to-High. The remaining output is measured in the Low state.

CAPACITIVE CHARACTERISTICS ( $T_a = 25^\circ C$ )

| PARAMETER                     | SYMBOL           | TEST CONDITION                       | V <sub>CC</sub> (V) | TYP. | UNIT |
|-------------------------------|------------------|--------------------------------------|---------------------|------|------|
|                               |                  |                                      |                     |      |      |
| Input Capacitance             | C <sub>IN</sub>  | OEAB, OEBA, CAB, CBA, SAB, SBA       | 3.3 ± 0.3           | 7    | pF   |
| Bus Input Capacitance         | C <sub>I/O</sub> | A <sub>n</sub> , B <sub>n</sub>      | 3.3 ± 0.3           | 8    | pF   |
| Power Dissipation Capacitance | C <sub>PD</sub>  | f <sub>IN</sub> = 10MHz<br>(Note 12) | 3.3 ± 0.3           | 25   | pF   |


(Note 12) C<sub>PD</sub> is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation :

$$I_{CC(\text{opr.})} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC} / 16 \text{ (per bit)}$$

## TEST CIRCUIT

Fig.1



| PARAMETER   | SWITCH |
|---|--------|
| t <sub>pLH</sub> , t <sub>pHL</sub>                                 | Open   |
| t <sub>pLZ</sub> , t <sub>pZL</sub>                                 | 6.0V   |
| t <sub>pHZ</sub> , t <sub>pZH</sub>                                 | GND    |
| t <sub>w</sub> , t <sub>s</sub> , t <sub>h</sub> , f <sub>MAX</sub> | Open   |

**AC WAVEFORM**

Fig.2  $t_{pLH}$ ,  $t_{pHL}$




Fig.3  $t_{pLZ}$ ,  $t_{pHZ}$ ,  $t_{pZL}$ ,  $t_{pZH}$




Fig.4  $t_{PLZ}$ ,  $t_{PHZ}$ ,  $t_{PZL}$ ,  $t_{PZH}$




Fig.5  $t_{PLH}$ ,  $t_{PHL}$ ,  $t_w$ ,  $t_s$ ,  $t_h$

