SDFS076A - D2932, MARCH 1987 - REVISED OCTOBER 1993

- Eight Latches in a Single Package
- 3-State Bus-Driving True Outputs
- Full Parallel Access for Loading
- Buffered Control Inputs
- Package Options Include Plastic Small-Outline (SOIC) and Shrink Small-Outline (SSOP) Packages, Ceramic Chip Carriers, and Plastic and Ceramic DIPs


description

These 8-bit latches feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.


The eight latches of the 'F373 are transparent D-type latches. While the latch-enable (LE) input is high, the Q outputs will follow the data (D) inputs. When the latch enable is taken low, the Q outputs are latched at the logic levels set up at the D inputs.

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

SN54F373 . . . J PACKAGE SN74F373 . . . DB, DW, OR N PACKAGE (TOP VIEW)



SN54F373 . . . FK PACKAGE (TOP VIEW)



The output-enable (\overline{OE}) input does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN74F373 is available in Tl's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54F373 is characterized for operation over the full military temperature range of -55° C to 125° C. The SN74F373 is characterized for operation from 0° C to 70° C.

FUNCTION TABLE (each latch)


Г		INPUTS		ОИТРИТ
Г	OE	LE	D	Q
Г	L	Н	Н	Н
	L	Н	L	L
	L	L	Χ	Q ₀
	Н	X	Χ	Z



logic symbol†

OE ΕN LE C1 3 2 1D 1D 1Q 5 4 2D 2Q 7 6 3D **3Q** 8 9 4D **4Q** 13 12 5D 5Q 14 15 6D 6Q 17 16 7D 7Q 18 19 8D 8Q

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V _{CC}	0.5 V to 7 V
Input voltage range, V _I (see Note 1)	1.2 V to 7 V
Input current range	-30 mA to 5 mA
Voltage range applied to any output in the disabled or power-off state	. -0.5 V to 5.5 V
Voltage range applied to any output in the high state	\dots -0.5 V to V _{CC}
Current into any output in the low state: SN54F373	40 mA
SN74F373	48 mA
Operating free-air temperature range: SN54F373	−55°C to 125°C
SN74F373	0°C to 70°C
Storage temperature range	−65°C to 150°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

		SN54F373			S	UNIT		
		MIN	NOM	MAX	MIN	NOM	MAX	UNII
Vcc	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2			2			V
V_{IL}	Low-level input voltage			0.8			0.8	V
lik	Input clamp current			-18			-18	mA
lOH	High-level output current			-3			-3	mA
loL	Low-level output current			20			24	mA
TA	Operating free-air temperature	-55		125	0		70	°C



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

NOTE 1: The input voltage ratings may be exceeded provided the input current ratings are observed.

SDFS076A - D2932, MARCH 1987 - REVISED OCTOBER 1993

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TES	TEST CONDITIONS				S	N74F37	3	UNIT
PARAMETER	IES	MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	UNIT	
VIK	$V_{CC} = 4.5 \text{ V},$	$I_{I} = -18 \text{ mA}$			-1.2			-1.2	V
	V _{CC} = 4.5 V	I _{OH} = - 1 mA	2.5	3.4		2.5	3.4		
VOH	VCC = 4.3 V	$I_{OH} = -3 \text{ mA}$	2.4	3.3		2.4	3.3		V
	$V_{CC} = 4.75 \text{ V},$	$I_{OH} = -1 \text{ mA to } -3 \text{ mA}$				2.7			
V _{OL}	V _{CC} = 4.5 V	$I_{OL} = 20 \text{ mA}$		0.3	0.5				٧
VOL.	VCC = 4.3 V	$I_{OL} = 24 \text{ mA}$					0.35	0.5	
lozh	$V_{CC} = 5.5 \text{ V},$	$V_0 = 2.7 \text{ V}$			50			50	μΑ
lozL	V _{CC} = 5.5 V,	V _O = 0.5 V			-50			-50	μΑ
lį	V _{CC} = 5.5 V,	V _I = 7 V			0.1			0.1	mA
lіН	$V_{CC} = 5.5 \text{ V},$	V _I = 2.7 V			20			20	μΑ
Ι _Ι L	$V_{CC} = 5.5 \text{ V},$	V _I = 0.5 V			- 0.6			- 0.6	mA
los [‡]	$V_{CC} = 5.5 \text{ V},$	V _O = 0	-60		-150	-60		-150	mA
lccz	$V_{CC} = 5.5 \text{ V},$	See Note 2		38	55		38	55	mA

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

NOTE 2: I_{CCZ} is measured with $\overline{\text{OE}}$ at 4.5 V and all other inputs grounded.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

		V _{CC} = T _A = 7		SN54	F373	SN74I	F373	UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
t _W	Pulse duration, LE high	6		6		6		ns
t _{su}	Setup time, data before LE↓	2		2		2		ns
th	Hold time, data after LE↓	3		3		3		ns

switching characteristics (see Note 3)

•	•	,								
PARAMETER	FROM TO (INPUT) (OUTPUT)		$V_{CC} = 5 \text{ V},$ $C_{L} = 50 \text{ pF},$ $R_{L} = 500 \Omega,$ $T_{A} = 25^{\circ}\text{C}$			V_{CC} = 4.5 V to 5.5 V, C_L = 50 pF, R_L = 500 Ω, T_A = MIN to MAX§				UNIT
	, ,	` ′	′F373			SN54	F373	SN74F373		
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
^t PLH	D	_	2.2	4.9	7	2.2	8.5	2.2	8	ns
t _{PHL}		Q	1.2	3.3	5	1.2	7	1.2	6	
^t PLH	LE	_	4.2	8.6	11.5	4.2	15	4.2	13	ns
t _{PHL}	LE	Q	2.2	4.8	7	2.2	8.5	2.2	8	115
^t PZH	ŌĒ	_	1.2	4.6	11	1.2	13.5	1.2	12	ns
t _{PZL}) OE	Q	1.2	5.2	7.5	1.2	10	1.2	8.5	
^t PHZ	ŌĒ	Q	1.2	4.1	6.5	1.2	10	1.2	7.5	ns
t _{PLZ}]	~	1.2	3.4	6	1.2	7	1.2	6	115

§ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. NOTE 3: Load circuits and waveforms are shown in Section 1.



[‡] Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated

Home | Company Info | Employment | TI Global | Contact Us | Site Map

PRODUCTS ➤ APPLICATIONS ➤ SUPPORT ➤ TI&ME >

Advanced Search

PRODUCT FOLDER | PRODUCT INFO: FEATURES | DESCRIPTION | DATASHEETS | PRICING/AVAILABILITY/PKG APPLICATION NOTES | RELATED DOCUMENTS

PRODUCT SUPPORT: TRAINING

SN74F373, Octal D-type transparent latches

DEVICE STATUS: ACTIVE

PARAMETER NAME	SN54F373	SN74F373
Voltage Nodes (V)	5	5
Vcc range (V)	4.5 to 5.5	4.5 to 5.5
Input Level	TTL	TTL
Output Level	TTL	TTL
Output Drive (mA)		-3/24
No. of Outputs	8	8
th (ns)		3
tpd max (ns)		8
tsu (ns)		2
Logic	True	True

FEATURES ▲Back to Top

- · Eight Latches in a Single Package
- 3-State Bus-Driving True Outputs
- Full Parallel Access for Loading
- Buffered Control Inputs
- · Package Options Include Plastic Small-Outline (SOIC) and Shrink Small-Outline (SSOP) Packages, Ceramic Chip Carriers, and Plastic and Ceramic DIPs

▲Back to Top DESCRIPTION

These 8-bit latches feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight latches of the ´F373 are transparent D-type latches. While the latch-enable (LE) input is high, the Q outputs will follow the data (D) inputs. When the latch enable is taken low, the Q outputs are latched at the logic levels set up at the D inputs.

A buffered output-enable (OE) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

The output-enable (OE) input does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN74F373 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuitboard area.

The SN54F373 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74F373 is characterized for operation from 0°C to 70°C.

TECHNICAL DOCUMENTS

▲Back to Top

To view the following documents, Acrobat Reader 4.0 is required.

To download a document to your hard drive, right-click on the link and choose 'Save'.

DATASHEET ▲Back to Top

Full datasheet in Acrobat PDF: sn74f373.pdf (54 KB,Rev.A) (Updated: 10/01/1993)

APPLICATION NOTES

▲Back to Top

View Application Notes for <u>Digital Logic</u>

- Bus-Interface Devices With Output-Damping Resistors Or Reduced-Drive Outputs (Rev. A) (SCBA012A Updated: 08/01/1997)
- Designing With Logic (Rev. C) (SDYA009C Updated: 06/01/1997)
- Evaluation of Nickel/Palladium/Gold-Finished Surface-Mount Integrated Circuits (SZZA026 Updated: 06/20/2001)
- Input and Output Characteristics of Digital Integrated Circuits (SDYA010 Updated: 10/01/1996)

RELATED DOCUMENTS

▲Back to Top

View Related Documentation for Digital Logic

- Logic Reference Guide (SCYB004, 1032 KB Updated: 10/23/2001)
- Logic Selection Guide Second Half 2002 (Rev. R) (SDYU001R, 4274 KB Updated: 07/19/2002)
- Military Semiconductors Selection Guide 2002 (Rev. B) (SGYC003B, 1648 KB Updated: 04/22/2002)

PRICING/AVAILABILITY/PKG ▲Back to Top

DEVICE INFOR	DEVICE INFORMATION					TI INVENTORY STATUS AS OF 3:00 PM GMT, 26 Sep 2002			REPORTED DISTRIBUTOR INVENTORY AS OF 3:00 PM GMT, 26 Sep 2002			
ORDERABLE DEVICE	<u>STATUS</u>	PACKAGE TYPE PINS	TEMP (°C)	PRODUCT CONTENT	BUDGETARY PRICING QTY \$US	STD PACK QTY	IN STOCK	IN PROGRESS QTY DATE	LEAD TIME	DISTRIBUTOR COMPANY REGION	IN STOCK	PURCHASE
SN74F373DBLE	OBSOLETE	SSOP 20	0 TO 70	View Contents	1KU		<u>N/A*</u>		Not Available			
SN74F373DBR	ACTIVE	SSOP 20	0 TO 70	View Contents	1KU 0.27	2000	<u>N/A*</u>	2000 20 Sep	5 WKS			
								29 25 Sep				
								1573 07 Oct				
SN74F373DW	ACTIVE	SOP (DW) 20	0 TO 70	View Contents	1KU 0.27	25	<u>N/A*</u>	1573 04 Oct	5 WKS	Avnet AMERICA	>1k	BUY NOW
								1000 21 Oct				
SN74F373DWR	ACTIVE	SOP (DW) 20	0 TO 70	View Contents	1KU 0.27	2000	2000	1573 04 Oct	5 WKS			
SN74F373N	ACTIVE	PDIP 20	0 TO 70	View Contents	1KU 0.27	20	330	1573 07 Oct	5 WKS	Avnet AMERICA	>1k	BUY NOW

SN74F373N3	OBSOLETE	<u>PDIP</u> 20	0 TO 70	View Contents	1KU		<u>N/A*</u>		Not Available		
SN74F373NSR	ACTIVE	SOP 20		View Contents	1KU 0.48	2000	<u>N/A*</u>	7804 25 Sep	5 WKS		
								1573 14 Oct			

Table Data Updated on: 9/26/2002

Droducte	Application	ıs Support	TT 2.ME
Products	Appucation	is Support	IIWNE

Trademarks | Privacy Policy | Terms of Use