

# Very Low Noise Quad Operational Amplifier

OP-470

### **FEATURES**

Very Low Noise 5nV/√Hz @ 1kHz Max
Excellent Input Offset Voltage 0.4mV Max
Low Offset Voltage Drift 2μV/°C Max
Very High Gain 1000V/mV Min
Outstanding CMR 110dB Min
Slew Rate
Gain-Bandwidth Product 6MHz Typ

- Industry Standard Quad Pinouts
- Available in Die Form

## ORDERING INFORMATION †

T. =+25°C		PACKAGE		OPERATING
√ος ΜΑΧ (μV)	CERDIP 14-PIN	PLASTIC	LCC*	TEMPERATURE RANGE
400		_	OP470ARC/883	MIL
400	OP470AY*	-	OP470ATC/883	MIL
400	OP470EY	_	_	IND
800	OP470FY	_	-	IND
1000	_	OP470GP	_	XIND
1000	_	OP470GS <sup>††</sup>	_	XIND

- For devices processed in total compliance to MIL-STD-883, add /883 after part number. Consult factory for 883 data sheet.
- Burn-in is available on commercial and industrial temperature range parts in CerDIP, plastic DIP, and TO-can packages.
- tt For availability and burn-in information on SO and PLCC packages, contact your local sales office.


# **GENERAL DESCRIPTION**

The OP-470 is a high-performance monolithic quad operational amplifier with exceptionally low voltage noise,  $5nV/\sqrt{Hz}$  at 1kHz Max, offering comparable performance to PMI's industry standard OP-27.


The OP-470 features an input offset voltage below 0.4mV, excellent for a quad op amp, and an offset drift under  $2\mu V/^{\circ}C$ , guaranteed over the full military temperature range. Openloop gain of the OP-470 is over 1,000,000 into a  $10k\Omega$  load

insuring excellent gain accuracy and linearity, even in highgain applications. Input bias current is under 25nA which reduces errors due to signal source resistance. The OP-470's CMR of over 110dB and PSRR of less than  $1.8\mu\text{V/V}$  significantly reduce errors due to ground noise and power supply fluctuations. Power consumption of the quad OP-470 is half that of four OP-27s, a significant advantage for power con-

## PIN CONNECTIONS



#### SIMPLIFIED SCHEMATIC



scious applications. The OP-470 is unity-gain stable with a gain-bandwidth product of 6MHz and a slew rate of  $2V/\mu s$ .

The OP-470 offers excellent amplifier matching which is important for applications such as multiple gain blocks, low-noise instrumentation amplifiers, quad buffers, and low-noise active filters.

The OP-470 conforms to the industry standard 14-pin DIP pinout. It is pin compatible with the OP-11, LM148/149, HA4741, HA5104, and RM4156 quad op amps and can be used to upgrade systems using these devices.

For higher speed applications the OP-471, with a slew rate of  $8V/\mu s$ , is recommended.

Supply Voltage	±18V
Differential Input Voltage (Note 2)	
Differential Input Current (Note 2)	±25mA
Input Voltage	Supply Voltage
Output Short-Circuit Duration	Continuous
Storage Temperature Range	
P, TC, Y-Package	–65°C to +150°C

Lead Temperature Range (Soldering,	60 sec) 300°C
Junction Temperature (T <sub>i</sub> ) Operating Temperature Range	65°C to +150°C
Operating Temperature Range	
OP-470A	55°C to +125°C
OP-470E, OP-470F	25°C to +85°C
OP-470G	40°C to +85°C

PACKAGE TYPE	Θ <sub>JA</sub> (Note 3)	Θ <sub>jc</sub>	UNITS
14-Pin Hermetic DIP (Y)	94	10	°C/W
14-Pin Plastic DIP (P)	76	33	°C/W
20-Contact LCC (RC)	78	30	°C/W
28-Contact LCC (TC)	70	28	°C/W
16-Pin SOL (S)	88	23	°C/W

### NOTES:

- Absolute maximum ratings apply to both DICE and packaged parts, unless otherwise noted.
- The OP-470's inputs are protected by back-to-back diodes. Current limiting resistors are not used in order to achieve low noise performance. If differential voltage exceeds ±1.0V, the input current should be limited to ±25mA.
- O<sub>jA</sub> is specified for worst case mounting conditions, i.e., O<sub>jA</sub> is specified for device in socket for TO, CerDIP, P-DIP, and LCC packages; O<sub>jA</sub> is specified for device soldered to printed circuit board for SO and PLCC packages.

# **ELECTRICAL CHARACTERISTICS** at $V_S = \pm 15V$ , $T_A = 25$ °C, unless otherwise noted.

			0	P-470A	/E	OP-470F		70F OF		OP-470G		
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Input Offset Voltage	V <sub>OS</sub>			0.1	0.4		0.2	0.8		0.4	1.0	m۷
Input Offset Current	Ios	V <sub>CM</sub> = 0V		3	10		6	20		12	30	nA
Input Bias Current	IB	$V_{CM} = 0V$		6	25		15	50	<del>_</del>	25	60	nA
Input Noise Voltage	e <sub>np-p</sub>	0.1Hz to 10Hz (Note 1)	_	80	200	_	80	200	_	80	200	nV <sub>p-p</sub>
		f <sub>O</sub> = 10Hz		3.8	6.5	_	3.8	6.5	_	3.8	6.5	
Input Noise	_	$f_O = 100Hz$	_	3.3	5.5	_	3.3	5.5	_	3.3	5.5	nV/√ Hz
Voltage Density	e <sub>n</sub>	$f_O = 1kHz$ (Note 2)	_	3.2	5.0	_	3.2	5.0	_	3.2	5.0	1107 ( 112
		f <sub>O</sub> = 10Hz	_	1.7	_	-	1.7	_		1.7	_	
Input Noise	in	f <sub>O</sub> = 100Hz	_	0.7	_	_	0.7	_		0.7	_	pA/√Hz
Current Density		$f_O = 1kHz$		0.4			0.4			0.4	-	
Large-Signal Voltage Gain	A <sub>VO</sub>	$V_O = \pm 10V$ $R_L = 10k\Omega$ $R_1 = 2k\Omega$	1000 500	2300 1200		800 400	1700 900	_ _	800 400	1700 900	_	V/mV
Input Voltage Range	IVR	(Note 3)	± 11	± 12		± 11	± 12	_	= 11	± 12	_	٧
Output Voltage Swing	Vo	$R_L \ge 2k\Omega$	±12	± 13		±12	±13	_	±12	±13	_	V
Common-Mode Rejection	1 CMR	V <sub>CM</sub> = ±11V	110	125		100	120		100	120		dB
Power Supply Rejection Ratio	PSRR	$V_{S} = \pm 4.5 \text{V to } \pm 18 \text{V}$	_	0.56	1.8		1.0	5.6		1.0	5.6	μV/V
Slew Rate	SR		1.4	2	_	1.4	2	-	1.4	2	_	V/μs

# **ELECTRICAL CHARACTERISTICS** at $V_S = \pm 15V$ , $T_A = 25^{\circ}C$ , unless otherwise noted. (Continued)

		•	01	-470A	/E		P-470	F	0	P-470	G	
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Supply Current (All Amplifiers)	I <sub>SY</sub>	No Load	_	9	11	_	9	11	_	9	11	mA
Gain Bandwidth Product	GBW	A <sub>V</sub> = +10		6	_		6	_	_	6		MHz
Channel Separation	CS	$V_{O} = 20V_{p-p}$ $f_{O} = 10Hz \text{ (Note 1)}$	125	155	_	125	155	_	125	155	_	dB
Input Capacitance	C <sub>IN</sub>			2		_	2	_		2		pF
Input Resistance Differential-Mode	$R_{ N}$			0.4	_	_	0.4	_	_	0.4	_	MΩ
Input Resistance Common-Mode	R <sub>INCM</sub>		_	11	_	_	11	_	_	11	_	GΩ
		A <sub>V</sub> = +1										
Settling Time	ts	to 0.1%	_	5.5	_	_	5.5	-	_	5.5	-	μS
		to 0.01%	_	6.0	_	_	6.0	_	_	6.0	_	

# NOTES:

1. Guaranteed but not 100% tested.

2. Sample tested.

3. Guaranteed by CMR test.

# **ELECTRICAL CHARACTERISTICS** at $V_S = \pm 15V$ , $-55^{\circ}C \le T_A \le 125^{\circ}C$ for OP-470A, unless otherwise noted.

			C			
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Input Offset Voltage	V <sub>OS</sub>		_	0.14	0.6	mV
Average Input Offset Voltage Drift	TCVos		_	0.4	2	μV/°C
Input Offset Current	I <sub>os</sub>	V <sub>CM</sub> = 0V_		5	20	nA
Input Bias Current	IB	$V_{CM} = 0V$	_	15	50	nA
Large-Signal Voltage Gain	A <sub>VO</sub>	$V_O = \pm 10V$ $R_L = 10k\Omega$ $R_L = 2k\Omega$	750 400	1600 800		V/mV
input Voltage Range	IVR	(Note 1)	±11	±12		v
Output Voltage Swing	v <sub>o</sub>	$R_L \ge 2k\Omega$	±12	±13		V
Common-Mode Rejection	CMR	$V_{CM} = \pm 11V$	100	120	_	dB
Power Supply Rejection Ratio	PSRR	$V_{S} = \pm 4.5 V \text{ to } \pm 18 V$	_	1.0	5.6	μV/V
Supply Current (All Amplifiers)	Isy	No Load	-	9.2	11	mA

#### NOTE:

Guaranteed by CMR test.


**0P-470 ELECTRICAL CHARACTERISTICS** at  $V_S = \pm 15V$ ,  $-25^{\circ}C \le T_A \le +85^{\circ}C$  for OP-470E/F,  $-40^{\circ}C \le T_A \le +85^{\circ}C$  for OP-470G, unless otherwise noted.

			OP-470E OP-470F				F	C				
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Input Offset Voltage	Vos		_	0.12	0.5		0.24	1.0	_	0.5	1.5	mV
Average Input Offset Voltage Drift	TCV <sub>OS</sub>		_	0.4	2	_	0.6	4	_	2	-	μV/°C
Input Offset Current	los	V <sub>CM</sub> = 0V	_	4	20	_	7	40	_	20	50	nA
Input Bias Current	I <sub>B</sub>	V <sub>CM</sub> = 0V		11	50	_	20	70	_	40	75	nA
Large-Signal Voltage Gain	A <sub>VO</sub>	$V_{O} = \pm 10V$ $R_{L} = 10k\Omega$ $R_{L} = 2k\Omega$	800 400	1800 900	<u> </u>	600 300	1400 700	<u> </u>	600 300	1500 800	_ 	V/mV
Input Voltage Range	IVR	(Note 1)	± 11	±12	_	± 11	±12	_	± 11	±12	_	V
Output Voltage Swing	Vo	$R_L \ge 2k\Omega$	± 12	± 13	_	± 12	±13	_	± 12	± 13	_	V
Common-Mode Rejection	CMR	$V_{CM} = \pm 11V$	100	120		90	115	_	90	110	_	dB
Power Supply Rejection Ratio	PSRR	$V_{S} - \pm 4.5V \text{ to } \pm 18V$	_	0.7	5.6		1.8	10	_	1.8	10	μV/V
Supply Current (All Amplifiers)	<sub>SY</sub>	No Load	_	9.2	11	_	9.2	11	_	9.3	11	mA

## NOTE:

<sup>1.</sup> Guaranteed by CMR test.

# **DICE CHARACTERISTICS**



DIE SIZE 0.163  $\times$  0.106 inch, 17,278 sq. mils (4.14 × 2.69 mm, 11.14 sq. mm)

- 1. OUT A
- 2. -IN A
- 3. +IN A
- 4. V+
- 5. +IN B 6. -IN B
- 7. OUT B
- 8. OUT C
- 9. -IN C
- 10. +IN C 11. V-
- 12. +IN D 13. -IN D
- 14. OUT D

# **WAFER TEST LIMITS** at $V_S = \pm 15V$ , $T_A = 25^{\circ}C$ , unless otherwise noted.


		-	OP-470GBC	
PARAMETER	SYMBOL	CONDITIONS	LIMIT	UNITS
Input Offset Voltage	Vos		0.8	mV MAX
Input Offset Current	I <sub>OS</sub>	$V_{CM} = 0V$	20	nA MAX
Input Bias Current	1 <sub>B</sub>	V <sub>CM</sub> = 0V	50	nA MAX
Large-Signal Voltage Gain	A <sub>VO</sub>	$V_{O} = \pm 10V$ $R_{L} = 10k\Omega$ $R_{L} = 2k\Omega$	800 400	V/mV MIN
Input Voltage Range	IVR	(Note 1)	±11	V MIN
Output Voltage Swing	Vo	$R_L \ge 2k\Omega$	±12	V MIN
Common Mode Rejection	CMR	V <sub>CM</sub> = ±11V	100	dB MIN
Power Supply Rejection Ratio	PSRR	$V_S = \pm 4.5 V$ to $\pm 18 V$	5.6	μV/V MAX
Slew Rate	SR		1.4	V/μs MIN
Supply Current (All Amplifiers)	I <sub>SY</sub>	No Load	11	mA MAX


### NOTE:


Electrical tests are performed at wafer probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed for standard product dice. Consult factory to negotiate specifications based on dice lot qualification through sample lot assembly and testing.


<sup>1.</sup> Guaranteed by CMR test.


# **TYPICAL PERFORMANCE CHARACTERISTICS**




























## TYPICAL PERFORMANCE CHARACTERISTICS



























# 0P-470


# TYPICAL PERFORMANCE CHARACTERISTICS

























### **CHANNEL SEPARATION TEST CIRCUIT**



### **BURN-IN CIRCUIT**



## **APPLICATIONS INFORMATION**

# **VOLTAGE AND CURRENT NOISE**

The OP-470 is a very low-noise quad op amp, exhibiting a typical voltage noise of only  $3.2 \text{nV}/\sqrt{\text{Hz}}$  @ 1kHz. The exceptionally low noise characteristics of the OP-470 is in part achieved by operating the input transistors at high collector currents since the voltage noise is inversely proportional to the square root of the collector current. Current noise, however, is directly proportional to the square root of the collector current. As a result, the outstanding voltage noise performance of the OP-470 is gained at the expense of current noise performance, which is typical for low noise amplifiers.

To obtain the best noise performance in a circuit it is vital to understand the relationship between voltage noise  $(e_n)$ , current noise  $(i_n)$ , and resistor noise  $(e_t)$ .

### TOTAL NOISE AND SOURCE RESISTANCE

The total noise of an op amp can be calulated by:

$$E_n = \sqrt{(e_n)^2 + (i_n R_S)^2 + (e_t)^2}$$

where:

 $E_n = total input referred noise$ 

 $e_n = op amp voltage noise$ 

 $i_n = op amp current noise$ 

e<sub>t</sub> = source resistance thermal noise

R<sub>S</sub> = source resistance

The total noise is referred to the input and at the output would be amplified by the circuit gain.

Figure 1 shows the relationship between total noise at 1kHz and source resistance. For  $R_S$ < 1k $\Omega$  the total noise is dominated by the voltage noise of the OP-470. As  $R_S$  rises above

FIGURE 1: Total Noise vs Source Resistance (Including Resistor Noise) at 1kHz





FIGURE 2: Total Noise vs Source Resistance (Including Resistor Noise) at 10Hz




1k $\Omega$ , total noise increases and is dominated by resistor noise rather than by voltage or current noise of the OP-470. When R<sub>S</sub> exceeds 20k $\Omega$ , current noise of the OP-470 becomes the major contributor to total noise.

Figure 2 also shows the relationship between total noise and source resistance, but at 10Hz. Total noise increases more quickly than shown in Figure 1 because current noise is inversely proportional to the square root of frequency. In Figure 2, current noise of the OP-470 dominates the total noise when  $R_{\rm S} > 5 k\Omega$ .

From Figures 1 and 2 it can be seen that to reduce total noise, source resistance must be kept to a minimum. In applications with a high source resistance, the OP-400, with lower current noise than the OP-470, will provide lower total noise.

Figure 3 shows peak-to-peak noise versus source resistance over the 0.1Hz to 10Hz range. Once again, at low values of R<sub>S</sub>,

FIGURE 3: Peak-To-Peak Noise (0.1Hz To 10Hz) vs Source Resistance (Includes Resistor Noise)



the voltage noise of the OP-470 is the major contributor to peak-to-peak noise with current noise the major contributor as  $R_{\rm S}$  increases. The crossover point between the OP-470 and the OP-400 for peak-to-peak noise is at  $R_{\rm S}=17k\Omega$ .

The OP-471 is a higher speed version of the OP-470, with a slew rate of  $8V/\mu s$ . Noise of the OP-471 is only slightly higher than the OP-470. Like the OP-470, the OP-471 is unity-gain stable.

For reference, typical source resistances of some signal sources are listed in Table I.

**TABLE I** 


DEVICE	SOURCE IMPEDANCE	COMMENTS
Strain gauge	<500Ω	Typically used in low-frequency applications.
Magnetic tapehead	<1500Ω	Low I <sub>B</sub> very important to reduce self-magnetization problems when direct coupling is used. OP-470 I <sub>B</sub> can be neglected.
Magnetic phonograph cartridges	<1500Ω	Similar need for low $I_{\rm B}$ in direct coupled applications. OP-470 will not introduce any self-magnetization problem.
Linear variable differential transformer	<1500()	Used in rugged servo-feedback applications. Bandwidth of interest is 400Hz to 5kHz.

For further information regarding noise calculations, see "Minimization of Noise in Op-Amp Applications," Application Note AN-15.

# NOISE MEASUREMENTS — PEAK-TO-PEAK VOLTAGE NOISE

The circuit of Figure 4 is a test setup for measuring peak-to-peak voltage noise. To measure the 200nV peak-to-peak


FIGURE 4: Peak-To-Peak Voltage Noise Test Circuit (0.1Hz To 10Hz)



noise specification of the OP-470 in the 0.1Hz to 10Hz range, the following precautions must be observed:

- The device has to be warmed-up for at least five minutes. As shown in the warm-up drift curve, the offset voltage typically changes 5µV due to increasing chip temperature after power-up. In the 10-second measurement interval, these temperature-induced effects can exceed tensof-nanovolts.
- For similar reasons, the device has to be well-shielded from air currents. Shielding also minimizes thermocouple effects.
- Sudden motion in the vicinity of the device can also "feedthrough" to increase the observed noise.

FIGURE 5: 0.1Hz To 10Hz Peak-To-Peak Voltage Noise Test Circuit Frequency Response



- 4. The test time to measure 0.1Hz-to-10Hz noise should not exceed 10 seconds. As shown in the noise-tester frequency-response curve of Figure 5, the 0.1Hz corner is defined by only one pole. The test time of 10 seconds acts as an additional pole to eliminate noise contribution from the frequency band below 0.1Hz.
- 5. A noise-voltage-density test is recommended when measuring noise on a large number of units. A 10Hz noise-voltage-density measurement will correlate well with a 0.1Hz-to-10Hz peak-to-peak noise reading, since both results are determined by the white noise and the location of the 1/f corner frequency.
- Power should be supplied to the test circuit by well bypassed low-noise supplies, e.g. batteries. These will minimize output noise introduced via the amplifier supply pins.

### **NOISE MEASUREMENT — NOISE VOLTAGE DENSITY**


The circuit of Figure 6 shows a quick and reliable method of measuring the noise voltage density of quad op amps. Each individual amplifier is series-connected and is in unity-gain, save the final amplifier which is in a noninverting gain of 101. Since the ac noise voltages of each amplifier are uncorrelated, they add in rms fashion to yield:

$$e_{OUT} = 101 \left( \sqrt{e_{nA}^2 + e_{nB}^2 + e_{nC}^2 + e_{nD}^2} \right)$$

The OP-470 is a monolithic device with four identical amplifiers. The noise voltage density of each individual amplifier will match, giving:


$$e_{OUT} = 101 \left( \sqrt{4e_n^2} \right) = 101 (2e_n)$$

FIGURE 6: Noise Voltage Density Test Circuit



# 0P-470

FIGURE 7: Current Noise Density Test Circuit



## **NOISE MEASUREMENT — CURRENT NOISE DENSITY**

The test circuit shown in Figure 7 can be used to measure current noise density. The formula relating the voltage output to current noise density is:

$$i_n = \ \frac{\sqrt{\left(\frac{e_{nOUT}}{G}\right)^2 - \left(40nV/\sqrt{Hz}\right)^2}}{R_S}$$

where:

G = gain of 10000 $R_S = 100k\Omega$  source resistance

# CAPACITIVE LOAD DRIVING AND POWER SUPPLY CONSIDERATIONS

The OP-470 is unity-gain stable and is capable of driving large capacitive loads without oscillating. Nonetheless, good supply bypassing is highly recommended. Proper supply bypassing reduces problems caused by supply line noise and improves the capacitive load driving capability of the OP-470.

In the standard feedback amplifier, the op amp's output resistance combines with the load capacitance to form a low-pass filter that adds phase shift in the feedback network and reduces stability. A simple circuit to eliminate this effect is shown in Figure 8. The added components, C1 and R3, decouple the amplifier from the load capacitance and provide additional stability. The values of C1 and R3 shown in Figure 8 are for a load capacitance of up to 1000pF when used with the OP-470.

In applications where the OP-470's inverting or noninverting inputs are driven by a low source impedance (under  $100\Omega$ ) or connected to ground, if V+ is applied before V-, or when V- is disconnected, excessive parasitic currents will flow. Most

FIGURE 8: Driving Large Capacitive Loads





FIGURE 9: Pulsed Operation



applications use dual tracking supplies and with the device supply pins properly bypassed, power-up will not present a problem. A source resistance of at least  $100\Omega$  in series with all inputs (Figure 8) will limit the parasitic currents to a safe level if V— is disconnected. It should be noted that any source resistance, even  $100\Omega$ , adds noise to the circuit. Where noise is required to be kept at a minimum, a germanium or Schottky diode can be used to clamp the V— pin and eliminate the parasitic current flow instead of using series limiting resistors. For most applications, only one diode clamp is required per board or system.

#### **UNITY-GAIN BUFFER APPLICATIONS**

When  $R_f \leq 100\Omega$  and the input is driven with a fast, large-signal pulse (>1V), the output waveform will look as shown in Figure 9.

During the fast feedthrough-like portion of the output, the input protection diodes effectively short the output to the input, and a current, limited only by the output short-circuit protection, will be drawn by the signal generator. With  $R_f\!\geq\!500\Omega,$  the output is capable of handling the current requirements (I\_  $\!\leq\!20\text{mA}$  at 10V); the amplifier will stay in its active mode and a smooth transition will occur.

When  $R_f > 3k\Omega$ , a pole created by  $R_f$  and the amplifier's input capacitance (2pF) creates additional phase shift and reduces phase margin. A small capacitor (20 to 50pF) in parallel with  $R_f$  helps eliminate this problem.

### **APPLICATIONS**

### **LOW NOISE AMPLIFIER**

A simple method of reducing amplifier noise by paralleling amplifiers is shown in Figure 10. Amplifier noise, depicted in Figure 11, is around  $2nV/\sqrt{\mbox{ Hz}}$  @ 1kHz (R.T.l.). Gain for each paralleled amplifier and the entire circuit is 1000. The  $200\Omega$  resistors limit circulating currents and provide an effective output resistance of  $50\Omega$ . The amplifier is stable with a 10nF capacitive load and can supply up to 30mA of output drive.


## **DIGITAL PANNING CONTROL**

Figure 12 uses a DAC-8408, a quad 8-bit DAC, to pan a signal between two channels. The complementary DAC current outputs of two of the DAC-8408's four DACs drive current-to-voltage converters built from a single quad OP-470. The amplifiers have complementary outputs with the amplitudes dependent upon the digital code applied to the DAC. Figure 13 shows the complementary outputs for a 1kHz input signal and digital ramp applied to the DAC data inputs. Distortion of the digital panning control is less than 0.01%.

Gain error due to the mismatching between the internal DAC ladder resistors and the current-to-voltage feedback resis-

tors is eliminated by using feedback resistors internal to the DAC. Of the four DACs available in the DAC-8408, only two, DACs A and C, actually pass a signal. DACs B and D are used to provide the additional feedback resistors needed in the circuit. If the  $V_{\mbox{\scriptsize REF}\mbox{\scriptsize B}}$  and  $V_{\mbox{\scriptsize REF}\mbox{\scriptsize D}}$  inputs remain unconnected the currrent-to-voltage converters using  $R_{\mbox{\scriptsize FB}\mbox{\scriptsize B}}$  and  $R_{\mbox{\scriptsize FB}\mbox{\scriptsize D}}$  are unaffected by digital data reaching DACs B and D.

FIGURE 10: Low Noise Amplifier



**FIGURE 11:** Noise Density of Low Noise Amplifier, G = 1000




FIGURE 12: Digital Panning Control Circuit





FIGURE 13: Digital Panning Control Output




# **SQUELCH AMPLIFIER**

The circuit of Figure 14 is a simple squelch amplifier that uses a FET switch to cut off the output when the input signal falls below a preset limit.

The input signal is sampled by a peak detector with a time constant set by C1 and R6. When the output of the peak detector,  $V_p$ , falls below the threshold voltage,  $V_{TH}$ , set by R8, the comparator formed by op amp C switches from  $V_-$  to  $V_-$ 1. This drives the gate of the N-channel FET high, turning it ON, reducing the gain of the inverting amplifier formed by op amp A to zero.

FIGURE 14: Squelch Amplifier



## FIVE-BAND LOW NOISE STEREO GRAPHIC EQUALIZER

The graphic equalizer circuit shown in Figure 15 provides 15dB of boost or cut over a 5-band range. Signal-to-noise

ratio over a 20kHz bandwidth is better than 100dB referred to a 3V rms input. Larger inductors can be replaced by active inductors but this reduces the signal-to-noise ratio.

FIGURE 15: 5-Band Low Noise Graphic Equalizer

