ALVC04 HEX INVERTER

SCES117D - JULY 1997 - REVISED MARCH 1998

- **EPIC™** (Enhanced-Performance Implanted CMOS) Submicron Process
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Package Options Include Plastic Small-Outline (D), Thin Very Small-Outline (DGV), and Thin Shrink Small-Outline (PW) Packages

		PW PA	
1A [1Y [2A [2Y [3A [3Y [GND [2 3 4 5 6	12 11	V _{CC} 6A 6Y 5A 5Y 4A 4Y

description

This hex inverter contains six independent inverters designed for 2.3-V to 3.6-V V_{CC} operation.


The ALVC04 performs the Boolean function $Y = \overline{A}$.

The ALVC04 is characterized for operation from -40°C to 85°C.

FUNCTION TABLE (each inverter)


INPUT A	OUTPUT Y
Н	L
L	Н

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram, each inverter (positive logic)





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1998, Texas Instruments Incorporated



SCES117D - JULY 1997 - REVISED MARCH 1998

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}		–0.5 V to 4.6 V
Input voltage range, V _I (see Note 1)	·	–0.5 V to 4.6 V
Output voltage range, VO (see Notes 1 and 2)		0.5 V to V_{CC} + 0.5 V
Input clamp current, $I_{ K }(V_1 < 0)$	· · · · · · · · · · · · · · · · · · · ·	50 mA
Output clamp current, IOK (VO < 0)		–50 mA
Continuous output current, IO		±50 mA
Continuous current through V _{CC} or GND		±100 mA
Package thermal impedance, θ_{JA} (see Note 3):	D package	127°C/W
	DGV package	182°C/W
	PW package	170°C/W
Storage temperature range, T _{stg}		–65 C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratin is only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are obseved.

- 2. This value is limited to 4.6 V maximum.
- 3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

			MIN	MAX	UNIT
VCC	Supply voltage			3.6	V
VIH	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		1.7		V
	High-level input voltage	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2		٧
14		V _{CC} = 2.3 V to 2.7 V		0.7	· V
VIL	Low-level input voltage	V _{CC} = 2.7 V to 3.6 V		0.8	
VI	Input voltage				٧
٧o	Output voltage		0	VCC	٧
ЮН		V _{CC} = 2.3 V		-12	
	High-level output current	V _{CC} = 2.7 V		-12	mA
		V _{CC} = 3 V		-24	
OL	V _{CC} = 2.3 V			12	
	Low-level output current	V _{CC} = 2.7 V		12	mA
	V _{CC} = 3 V			24	ł
Δt/Δν	Input transition rise or fall rate		0	5	ns/V
TA	Operating free-air temperature		-40	85	°C

NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCES117D - JULY 1997 - REVISED MARCH 1998

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	Vcc	MIN TYPT MA	X UNIT
	l _{OH} = -100 μA	2.3 V to 3.6 V	V _{CC} -0.2	
	I _{OH} = -6 mA	2.3 V	2	
Mar.		2.3 V	1.7	\Box \lor
VOH	I _{OH} = -12 mA	2.7 V	2.2	コ '
		3 V	2.4	
	I _{OH} = -24 mA	3 V	2	7
	I _{OL} = 100 μA	2.3 V to 3.6 V	C	.2
	IOL = 6 mA	2.3 V	C	.4
VOL	la 12 mA	2.3 V	(.7 V
	I _{OL} = 12 mA	2.7 V	C	.4
	I _{OL} = 24 mA	3 V	0.	55
Ч	V _I = V _{CC} or GND	3.6 V		±5 μA
icc	$V_I = V_{CC}$ or GND, $I_O = 0$	3.6 V		10 μΑ
Δlcc	One input at VCC - 0.6 V, Other inputs at VCC or GND	3 V to 3.6 V	7	50 μA
C _i	$V_I = V_{CC}$ or GND	3.3 V	3.5	pF

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C.


switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	то (оитрит)		V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V	
			MIN	MAX	MIN	MAX	MIN	MAX	L.,
t _{pd}	Α -	Y	1	3		3.3	1	2.8	ns

operating characteristics, $T_A = 25^{\circ}C$

PARAMETER		TEST CONDITIO	0.037	V _{CC} = 3.3 V ± 0.3 V	UNIT
			TYP	TYP	
C _{pd}	Power dissipation capacitance per inverter	C _L = 0, f = 10	MHz 23	27.5	pF

PARAMETER MEASUREMENT INFORMATION $V_{CC} = 2.5 V \pm 0.2 V$



- NOTES: A. C_L includes probe and jig capacitance.
 - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_Q = 50 \Omega$, $t_f \leq$ 2 ns, $t_f \leq$ 2 ns.

ENABLE AND DISABLE TIMES

- D. The outputs are measured one at a time with one transition per measurement.
- E. tplz and tpHz are the same as tdis.


PROPAGATION DELAY TIMES

- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



PARAMETER MEASUREMENT INFORMATION $V_{CC} = 2.7 \text{ V}$ AND 3.3 V \pm 0.3 V



- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_{Q} = 50 Ω , $t_{f} \leq$ 2.5 ns. $t_{f} \leq$ 2.5 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tpLZ and tpHZ are the same as tdis.
 - F. tpzL and tpzH are the same as ten.
 - G. tplH and tpHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright @ 1998, Texas Instruments Incorporated