
- State-of-the-Art *EPIC-IIB™* BiCMOS Design **Significantly Reduces Power Dissipation**
- **ESD Protection Exceeds 2000 V Per** MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per **JEDEC Standard JESD-17**
- Typical V<sub>OLP</sub> (Output Ground Bounce) < 1 V at  $V_{CC}$  = 5 V,  $T_A$  = 25°C
- High-Drive Outputs (-32-mA I<sub>OH</sub>, 64-mA I<sub>OL</sub>)
- **Package Options Include Plastic** Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), Ceramic Flat (W) Package, and Plastic (NT) and Ceramic (JT) DIPs

## description


These devices consist of bus-transceiver circuits, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers.

Output-enable (OEAB and OEBA) inputs are provided to control the transceiver functions. Select-control (SAB and SBA) inputs are provided to select either real-time or stored data for transfer. The circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. A low input selects real-time data, and a high input selects stored data. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the 'ABT652A.

### SN54ABT652A . . . JT OR W PACKAGE SN74ABT652A...DB, DW, NT, OR PW PACKAGE (TOP VIEW)



#### SN54ABT652A . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

Data on the A- or B-data bus, or both, can be stored in the internal D-type flip-flops by low-to-high transitions at the appropriate clock (CLKAB or CLKBA) inputs, regardless of the select- or enable-control inputs. When SAB and SBA are in the real-time transfer mode, it is possible to store data without using the internal D-type flip-flops by simultaneously enabling OEAB and OEBA. In this configuration, each output reinforces its input. When all other data sources to the two sets of bus lines are at high impedance, each set of bus lines remains at its last

To ensure the high-impedance state during power up or power down,  $\overline{\text{OEBA}}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver (B to A). OEAB should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver (A to B).



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC-IIB is a trademark of Texas Instruments Incorporated



SCBS072F - JANUARY 1991 - REVISED MAY 1997

## description (continued)

The SN54ABT652A is characterized for operation over the full military temperature range of  $-55^{\circ}$ C to  $125^{\circ}$ C. The SN74ABT652A is characterized for operation from  $-40^{\circ}$ C to  $85^{\circ}$ C.

### **FUNCTION TABLE**


		INP	UTS			DATA	\ I/O†	ODERATION OR FUNCTION
OEAB	OEBA	CLKAB	CLKBA	SAB	SBA	A1-A8	B1-B8	OPERATION OR FUNCTION
L	Н	H or L	H or L	Х	Х	Input	Input	Isolation
L	Н	1	$\uparrow$	Χ	Χ	Input Input		Store A and B data
Х	Н	1	H or L	Х	Χ	Input	Unspecified <sup>‡</sup>	Store A, hold B
Н	Н	1	$\uparrow$	χ‡	Χ	Input	Output	Store A in both registers
L	Х	H or L	<b>↑</b>	Х	Χ	Unspecified <sup>‡</sup> Input		Hold A, store B
L	L	$\uparrow$	$\uparrow$	X	X <sup>‡</sup>	Output	Input	Store B in both registers
L	L	Х	X	Х	L	Output	Input	Real-time B data to A bus
L	L	X	H or L	X	Н	Output	Input	Stored B data to A bus
Н	Н	Х	Х	L	Х	Input	Output	Real-time A data to B bus
Н	Н	H or L	Χ	Н	Χ	Input Output		Stored A data to B bus
Н	L	H or L	H or L	Н	Н	Output	Output	Stored A data to B bus and stored B data to A bus

<sup>†</sup> The data-output functions may be enabled or disabled by a variety of level combinations at OEAB or OEBA. Data-input functions are always enabled; i.e., data at the bus terminals is stored on every low-to-high transition of the clock inputs.



<sup>‡</sup> Select control = L; clocks can occur simultaneously.

Select control = H; clocks must be staggered to load both registers.




Pin numbers shown are for the DB, DW, JT, NT, PW, and W packages.

Figure 1. Bus-Management Functions



SCBS072F - JANUARY 1991 - REVISED MAY 1997


# logic symbol†



<sup>&</sup>lt;sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the DB, DW, JT, NT, PW, and W packages.



# logic diagram (positive logic)



Pin numbers shown are for the DB, DW, JT, NT, PW, and W packages.

SCBS072F - JANUARY 1991 - REVISED MAY 1997

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	–0.5 V to 7 V
	)0.5 V to 7 V
Voltage range applied to any output in the high or pov	ver-off state, V <sub>O</sub> –0.5 V to 5.5 V
Current into any output in the low state, IO: SN54AB	Г652A 96 mA
SN74AB	Г652A
Input clamp current, $I_{IK}$ ( $V_I < 0$ )	–18 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	–50 mA
Package thermal impedance, $\theta_{JA}$ (see Note 2): DB p	ackage 104°C/W
DW	package 81°C/W
NT p	ackage 67°C/W
PW p	package 120°C/W
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51, except for through-hole packages, which use a trace length of zero.

## recommended operating conditions (see Note 3)

			SN54AB	T652A	SN74AB	T652A	UNIT	
			MIN	MAX	MIN	MAX	ONT	
VCC	Supply voltage	4.5	5.5	4.5	5.5	V		
VIH	High-level input voltage		2		2		V	
VIL	Low-level input voltage		0.8		0.8	V		
VI	Input voltage		0	VCC	0	VCC	V	
IOH	High-level output current			-24		-32	mA	
loL	Low-level output current			48		64	mA	
Δt/Δν	Input transition rise or fall rate	Outputs enabled		5		5	ns/V	
TA	Operating free-air temperature		<del>-</del> 55	125	-40	85	°C	

NOTE 3: Unused pins (input or I/O) must be held high or low to prevent them from floating.



# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DAI	DAMETER	TEST CO.	NDITIONS	Т	A = 25°C	;	SN54AB	T652A	SN74AB	T652A	UNIT
PAI	RAMETER	TEST CO	NDITIONS	MIN	TYP <sup>†</sup>	MAX	MIN	MAX	MIN	MAX	UNII
VIK		$V_{CC} = 4.5 \text{ V},$	$I_{I} = -18 \text{ mA}$			-1.2		-1.2		-1.2	V
		$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -3 \text{ mA}$	2.5			2.5		2.5		
\ \/a		$V_{CC} = 5 V$ ,	$I_{OH} = -3 \text{ mA}$	3			3		3		V
VOH		V <sub>CC</sub> = 4.5 V	$I_{OH} = -24 \text{ mA}$	2			2				V
		VCC = 4.5 V	$I_{OH} = -32 \text{ mA}$	2*					2		
\/o\		V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 48 mA			0.55		0.55			٧
VOL		VCC = 4.5 V	I <sub>OL</sub> = 64 mA			0.55*				0.55	٧
V <sub>hys</sub>					100						mV
١.	Control inputs	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = V <sub>CC</sub> or GND			±1		±1		±1	μА
A or B ports		VCC = 5.5 V,	AL = ACC OL GIAD			±100		±100		±100	μΑ
lozh <sup>‡</sup>		$V_{CC} = 5.5 \text{ V},$	V <sub>O</sub> = 2.7 V			50**		10		50	μΑ
loz <sub>L</sub> ‡		$V_{CC} = 5.5 \text{ V},$	V <sub>O</sub> = 0.5 V			-50**		-10		-50	μΑ
l <sub>off</sub>		$V_{CC} = 0$ ,	$V_I$ or $V_O \le 4.5 \text{ V}$			±100		±100	μΑ		
ICEX		V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 5.5 V	Outputs high			50		50		50	μΑ
Io§		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.5 V	-50	-100	-180	-50	-180	-50	-180	mA
		V <sub>CC</sub> = 5.5 V,	Outputs high			250		250		250	μΑ
Icc		$I_{O} = 0$ ,	Outputs low			30		30		30	mA
		$V_I = V_{CC}$ or GND	Outputs disabled			250		250		250	μΑ
ΔICC¶		V <sub>CC</sub> = 5.5 V, One ir Other inputs at V <sub>CC</sub>				1.5		1.5		1.5	mA
Ci	$C_i$ Control inputs $V_1 = 2.5 \text{ V or } 0.5 \text{ V}$				7						pF
Cio	A or B ports	V <sub>O</sub> = 2.5 V or 0.5 V			12						pF

<sup>\*</sup> On products compliant to MIL-PRF-38535, this parameter does not apply.

<sup>\*\*</sup> These limits apply only to the SN74ABT652A.

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ .

<sup>‡</sup>The parameters IOZH and IOZL include the input leakage current.

<sup>§</sup> Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

 $<sup>\</sup>P$  This is the increase in supply current for each input that is at the specified TTL voltage level rather than  $V_{CC}$  or GND.

SCBS072F - JANUARY 1991 - REVISED MAY 1997

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 2)

			SN54ABT652A					
		V <sub>CC</sub> =	= 5 V, 25°C	MIN	MAX	UNIT		
		MIN	MAX					
fclock	Clock frequency	0	125	0	125	MHz		
t <sub>W</sub>	Pulse duration, CLK high or low	4		4		ns		
t <sub>su</sub>	Setup time, A or B before CLKAB↑ or CLKBA↑	3		3.5		ns		
th	Hold time, A or B after CLKAB↑ or CLKBA↑	1.5		1.5	·	ns		

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 2)

			SN74ABT652A					
		V <sub>CC</sub> =	= 5 V, 25°C	MIN	MAX	UNIT		
		MIN	MAX					
fclock	Clock frequency	0	125	0	125	MHz		
t <sub>W</sub>	Pulse duration, CLK high or low	4		4		ns		
t <sub>su</sub>	Setup time, A or B before CLKAB↑ or CLKBA↑	3		3		ns		
th	Hold time, A or B after CLKAB↑ or CLKBA↑	0		0		ns		



# switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L$ = 50 pF (unless otherwise noted) (see Figure 2)

				SN5	4ABT65	52A			
PARAMETER	FROM (INPUT)	TO (OUTPUT)		CC = 5 V 4 = 25°C		MIN	MAX	UNIT	
			MIN	TYP	MAX				
fmax			125	200		125		MHz	
<sup>t</sup> PLH	CLK	B or A	2.2	4	5.1	1.7	5.9	ne	
t <sub>PHL</sub>	OLK	BULK	1.7	4	5.1	1.7	5.9	ns	
t <sub>PLH</sub>	A or B	A or B B or A 1.5 3 4.8 1							
t <sub>PHL</sub>	AUID	BULA	1.5	3.3	4.6	1	5.6	ns	
t <sub>PLH</sub>	048 084	B or A	1.5	4	5.5	1.5	6.8	ns	
t <sub>PHL</sub>	SAB or SBA†	BUIA	1.5	3.6	4.9	1.5	6.2	113	
<sup>t</sup> PZH	<del>OEBA</del>	А	2	3.6	5.4	2	6.8	ns	
t <sub>PZL</sub>	OEBA	Α	3	5.7	7.7	3	9.2		
t <sub>PHZ</sub>	OFDA.	А	1.5	3.2	5.8	1	7.5		
t <sub>PLZ</sub>	OEBA	۸	1.5	3	4.3	1	4.6	ns	
<sup>t</sup> PZH	OEAB	В	2	4.3	6.1	2	7.8		
t <sub>PZL</sub>	OEAB	Ь	3	5.5	7.4	3	8.9	ns	
t <sub>PHZ</sub>	OEAB	В	1.5	3.3	6	1	8		
t <sub>PLZ</sub>	OLAB	٥	1.5	3.4	5	1.5	6.8	ns	

<sup>†</sup>These parameters are measured with the internal output state of the storage register opposite that of the bus input.


# switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L$ = 50 pF (unless otherwise noted) (see Figure 2)

				SN7	4ABT65	52A		
PARAMETER	FROM (INPUT)	TO (OUTPUT)		CC = 5 V 4 = 25°C		MIN	MAX	UNIT
			MIN	TYP	MAX			
f <sub>max</sub>			125	200		125		MHz
t <sub>PLH</sub>	CLK	B or A	2.2	4	5.1	2.2	5.6	nc
t <sub>PHL</sub>	OLK	BOIA	1.7	4	5.1	1.7	5.6	ns
t <sub>PLH</sub>	A or B	A or B B or A 1.5 3 4.3						
t <sub>PHL</sub>	AUID	BULA	1.5	3.3	4.6	1.5	5.4	ns
t <sub>PLH</sub>	048 084	B or A	1.5	4	5.1	1.5	6.5	ns
t <sub>PHL</sub>	SAB or SBA†	D OI A	1.5	3.6	4.9	1.5	5.9	115
<sup>t</sup> PZH	<del>OEBA</del>	А	2	3.6	4.6	2	5.8	ns
t <sub>PZL</sub>	OEBA	^	3	5.7	6.8	3	8.5	
<sup>t</sup> PHZ	OFDA	А	1.5	3.2	4.5	1.5	5	
t <sub>PLZ</sub>	OEBA	A	1.5	3	3.8	1.5	4.1	ns
<sup>t</sup> PZH	OEAB	В	2	4.3	6.1	2	6.5	ns
t <sub>PZL</sub>	OEAB	Ь	3	5.5	6.5	3	7.4	115
<sup>t</sup> PHZ	OEAB	В	1.5	3.3	4.5	1.5	5.5	nc
t <sub>PLZ</sub>	OLAB		1.5	3.4	4.4	1.5	5.1	ns

<sup>†</sup> These parameters are measured with the internal output state of the storage register opposite that of the bus input.



### PARAMETER MEASUREMENT INFORMATION



NOTES: A.  $C_L$  includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_{O} = 50 \Omega$ ,  $t_{f} \leq 2.5 \text{ ns.}$
- D. The outputs are measured one at a time with one transition per measurement.

Figure 2. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated

Product Folder: SN54ABT652A, Octal Bus Transceivers And Registers With 3-State Outputs

Contact Us	Buy ⊿	About TI 🗸	TI Worldwide	my.TI	_	_	Search	: Advanced Search
			Products 4	Арі	plications	Support 4	Keyword	
							Part Number	

PRODUCT FOLDER | PRODUCT INFO: FEATURES | DESCRIPTION | DATASHEETS | PRICING/AVAILABILITY/PKG

APPLICATION NOTES | USER GUIDES | MORE LITERATURE

PRODUCT SUPPORT: TRAINING

#### SN54ABT652A, Octal Bus Transceivers And Registers With 3-State Outputs

DEVICE STATUS: ACTIVE

PARAMETER NAME	SN54ABT652A	SN74ABT652A
Voltage Nodes (V)	5	5
Vcc range (V)	4.5 to 5.5	4.5 to 5.5
Input Level	TTL	TTL
Output Level	TTL	TTL
No. of Outputs	8	8
Static Current		15.12

FEATURES ▲Back to Top

- State-of-the-Art *EPIC*-II *B*<sup>TM</sup> BiCMOS Design Significantly Reduces Power Dissipation
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical  $V_{OLP}$  (Output Ground Bounce) < 1 V at  $V_{CC} = 5$  V,  $T_A = 25$ °C
- High-Drive Outputs (-32-mA IOH, 64-mA IOI)
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), Ceramic Flat (W) Package, and Plastic (NT) and Ceramic (JT) DIPs

EPIC-IIB is a trademark of Texas Instruments Incorporated.

**DESCRIPTION**▲Back to Top

These devices consist of bus-transceiver circuits, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers.

Output-enable (OEAB and OEBA\) inputs are provided to control the transceiver functions. Select-control (SAB and SBA) inputs are provided to select either real-time or stored data for transfer. The circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. A low input selects real-time data, and a high input selects stored data. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the 'ABT652A.

Data on the A- or B-data bus, or both, can be stored in the internal D-type flip-flops by low-to-high transitions at the appropriate clock (CLKAB or CLKBA) inputs, regardless of the select- or enable-control inputs. When SAB and SBA are in the real-time transfer mode, it is possible to store data without using the internal D-type flip-flops by simultaneously enabling OEAB and OEBA\. In this configuration, each output reinforces its input. When all other data sources to the two sets of bus lines are at high impedance, each set of bus lines remains at its last state.

To ensure the high-impedance state during power up or power down, OEBA\ should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver (B to A). OEAB should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver (A to B).

The SN54ABT652A is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ABT652A is characterized for operation from -40°C to 85°C.

TECHNICAL DOCUMENTS

To view the following documents, <u>Acrobat Reader 4.0</u> is required.

To download a document to your hard drive, right-click on the link and choose 'Save'.

DATASHEET ABack to Top

Product Folder: SN54ABT652A, Octal Bus Transceivers And Registers With 3-State Outputs

Full datasheet in Acrobat PDF: sn54abt652a.pdf (165 KB,Rev.F) (Updated: 05/01/1997)

APPLICATION NOTES

▲Back to Top

View Application Notes for <u>Digital Logic</u>

- Advanced BiCMOS Technology (ABT) Logic Characterization Information (Rev. B) (SCBA008B Updated: 06/01/1997)
- Advanced BiCMOS Technology (ABT) Logic Enables Optimal System Design (Rev. A) (SCBA001A Updated: 03/01/1997)
- Bus-Interface Devices With Output-Damping Resistors Or Reduced-Drive Outputs (Rev. A) (SCBA012A Updated: 08/01/1997)
- Designing With Logic (Rev. C) (SDYA009C Updated: 06/01/1997)
- Evaluation of Nickel/Palladium/Gold-Finished Surface-Mount Integrated Circuits (SZZA026 Updated: 06/20/2001)
- Family of Curves Demonstrating Output Skews for Advanced BiCMOS Devices (Rev. A) (SCBA006A Updated: 12/01/1996)
- Implications of Slow or Floating CMOS Inputs (Rev. C) (SCBA004C Updated: 02/01/1998)
- Input and Output Characteristics of Digital Integrated Circuits (SDYA010 Updated: 10/01/1996)
- Live Insertion (SDYA012 Updated: 10/01/1996)
- Power-Up 3-State (PU3S) Circuits in TI Standard Logic Devices (SZZA033 Updated: 05/10/2002)
- Quad Flatpack No-Lead Logic Packages (Rev. C) (SCBA017C Updated: 11/22/2002)
- TI IBIS File Creation, Validation, and Distribution Processes (SZZA034 Updated: 08/29/2002)
- Understanding Advanced Bus-Interface Products Design Guide (SCAA029, 253 KB Updated: 05/01/1996)
- Understanding and Interpreting Texas Instruments Standard-Logic Products Data Sh (Rev. A) (SZZA036A Updated: 02/27/2003)

#### MORE LITERATURE

▲Back to Top

- Enhanced Plastic Portfolio Brochure (SGZB004, 387 KB Updated: 08/19/2002)
- Logic Reference Guide (SCYB004, 1032 KB Updated: 10/23/2001)
- MicroStar Junior BGA Design Summary (SCET004, 167 KB Updated: 07/28/2000)
- Military Brief (SGYN138, 803 KB Updated: 10/10/2000)
- Overview of IEEE Std 91-1984, Explanation of Logic Symbols Training Booklet (Rev. A) (SDYZ001A, 138 KB Updated: 07/01/1996)
- Palladium Lead Finish User's Manual (SDYV001, 2041 KB Updated: 11/01/1996)
- QML Class V Space Products Military Brief (Rev. A) (SGZN001A, 257 KB Updated: 10/07/2002)

**USER GUIDES** 

▲Back to Top

• LOGIC Pocket Data Book (SCYD013, 4837 KB - Updated: 12/05/2002)

PRICING/AVA	ILABILITY/PKG
-------------	---------------

DEVICE INFORMATION

▲Back to Top

TI INVENITODY STATUS

DEPORTED DISTRIBUTOR INVENTORY

Updated Daily	IATION									of 09:00 AM GMT, 17 Apr		As Of 09:00 AM GMT			
ORDERABLE DEVICE	<u>STATUS</u>	<u>PACKA</u> <u>TYPE   P</u>		TEMP (°C)	DSCC NUMBER	PRODUCT CONTENT	BUDGETARY PRICING QTY   \$US	STD PACK QTY	IN STOCK	IN PROGRESS QTY   DATE	LEAD TIME	<u>DISTRIBUTOR</u> COMPANY   REGION	IN STOCK	PURCHASE	
5962- 9324202Q3A	ACTIVE	LCCC (FK)	28	-55 TO 125		View Contents	1KU   15.36	1	<u>59</u> *	3770   20 May	8 WKS	None Reported <u>View Distributors</u>			
										>10k   27 May					
5962- 9324202QKA	ACTIVE	<u>CFP</u> (W)	24	-55 TO 125		View Contents	1KU   15.09	1	<u>0</u> *	>10k   20 May	8 WKS	None Reported <u>View Distributors</u>			
5962- 9324202QLA	ACTIVE	CDIP (JT)	24	-55 TO 125		View Contents	1KU   10.55	1	<u>137</u> *	>10k   20 May	8 WKS	None Reported <u>View Distributors</u>			
SNJ54ABT652AFK	ACTIVE	LCCC (FK)	28	-55 TO 125	5962- 9324202Q3A	View Contents	1KU   15.36	1	<u>0</u> *	3359   20 May	8 WKS	None Reported <u>View Distributors</u>			
	·									>10k   27 May					

Product Folder: SN54ABT652A, Octal Bus Transceivers And Registers With 3-State Outputs

SNJ54ABT652AJT	ACTIVE	CDIP (JT)	24	-55 TO 125	5962- 9324202QLA	<u>View Contents</u>	1KU   10.55	1	<u>0</u> *	275   21 Apr	8 WKS	None Reported <u>View Distributors</u>		
										>10k   20 May				
SNJ54ABT652AW	/ ACTIVE	CFP (W)	24	-55 TO 125	5962- 9324202QKA	View Contents	1KU   15.09	1	<u>25</u> *	>10k   20 May	8 WKS	<u>Avnet-SILICA</u>   Europe	70	BUY NOW

Table Data Updated on: 4/17/2003

Products | Applications | Support | my.TI

TEXAS INSTRUMENTS © Copyright 1995-2002 Texas Instruments Incorporated. All rights reserved.

Trademarks | Privacy Policy | Terms of Use