

MOTOROLA
SEMICONDUCTOR
TECHNICAL DATA

Advance Information
**Analog Multiplexers/
Demultiplexers**
High-Performance Silicon-Gate CMOS

The MC54/74HC4051, MC54/74HC4052, and MC54/74HC4053 utilize silicon-gate CMOS technology to achieve fast propagation delays, low ON resistances, and low OFF leakage currents. These analog multiplexers/demultiplexers control analog voltages that may vary across the complete power supply range (from V_{CC} to V_{EE}).

The HC4051, HC4052, and HC4053 are identical in pinout to the metal-gate MC14051B, MC14052B, and MC14053B. The Channel-Select inputs determine which one of the Analog Inputs/Outputs is to be connected, by means of an analog switch, to the Common Output/Input. When the Enable pin is high, all analog switches are turned off.

The Channel-Select and Enable Inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

These devices have been designed so that the ON resistance (R_{ON}) is more linear over input voltage than R_{ON} of metal-gate CMOS analog switches.

For multiplexers/demultiplexers with channel select latches, see HC4351, HC4352, and HC4353.

- Fast Switching and Propagation Speeds
- Low Crosstalk Between Switches
- Diode Protection on All Inputs/Outputs
- Analog Power Supply Range (V_{CC} - V_{EE}) = 2.0 to 12.0 V
- Digital (Control) Power Supply Range (V_{CC} - GND) = 2.0 to 6.0 V
- Improved Linearity and Lower ON Resistance than Metal-Gate Counterparts
- Low Noise
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: HC4051—184 FETs or 46 Equivalent Gates
HC4052—168 FETs or 42 Equivalent Gates
HC4053—156 FETs or 39 Equivalent Gates


MC54/74HC4051
MC54/74HC4052
MC54/74HC4053



J SUFFIX
CERAMIC
CASE 620-09



N SUFFIX
PLASTIC
CASE 648-06



DW SUFFIX
SOIC
CASE 751G-01

ORDERING INFORMATION

MC74HCXXXXN Plastic
MC54HCXXXXJ Ceramic
MC74HCXXXXDW SOIC

T_A = -55° to 125°C for all packages.
Dimensions in Chapter 7.

PIN ASSIGNMENT
MC54/74HC4051


X4	1	16	V _{CC}
X6	2	15	X2
X1	3	14	X1
X7	4	13	X0
X5	5	12	X3
ENABLE	6	11	A
V _{EE}	7	10	B
GND	8	9	C

FUNCTION TABLE
MC54/74HC4051

Control Inputs		ON Channels		
Enable	Select			
	C	B	A	
L	L	L	L	X0
L	L	L	H	X1
L	L	H	L	X2
L	L	H	H	X3
L	H	L	L	X4
L	H	L	H	X5
L	H	H	L	X6
L	H	H	H	X7
H	X	X	X	None

X = don't care

LOGIC DIAGRAM
MC54/74HC4051
Single-Pole, 8-Position Plus Common Off




5

This document contains information on a new product. Specifications and information herein are subject to change without notice.

MC54/74HC4051 • MC54/74HC4052 • MC54/74HC4053

MC54/74HC4052
Double-Pole, 4-Position
Plus Common Off

LOGIC DIAGRAM



PIN ASSIGNMENT

Y0	1	16	V _{CC}
Y2	2	15	X2
Y	3	14	X1
Y3	4	13	X
Y1	5	12	X0
ENABLE	6	11	X3
V _{EE}	7	10	A
GND	8	9	B


FUNCTION TABLE

Enable	Select		ON Channels	
	B	A		
L	L	L	Y0	X0
L	L	H	Y1	X1
L	H	L	Y2	X2
L	H	H	Y3	X3
H	X	X	None	

X = Don't Care

MC54/74HC4053
Triple Single-Pole, Double-Position
Plus Common Off

LOGIC DIAGRAM



PIN ASSIGNMENT

Y1	1	16	V _{CC}
Y0	2	15	Y
Z1	3	14	X
Z	4	13	X1
Z0	5	12	X0
ENABLE	6	11	A
V _{EE}	7	10	B
GND	8	9	C

FUNCTION TABLE

Enable	Select			ON Channels		
	C	B	A			
L	L	L	L	Z0	Y0	X0
L	L	L	H	Z0	Y0	X1
L	L	H	L	Z0	Y1	X0
L	L	H	H	Z0	Y1	X1
L	H	L	L	Z1	Y0	X0
L	H	L	H	Z1	Y0	X1
L	H	H	L	Z1	Y1	X0
L	H	H	H	Z1	Y1	X1
H	X	X	X	None		

X = Don't Care

NOTE: This device allows independent control of each switch. Channel-Select Input A controls the X Switch, Input B controls the Y Switch, and Input C controls the Z Switch.



MC54/74HC4051•MC54/74HC4052•MC54/74HC4053

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
V _{CC}	Positive DC Supply Voltage (Ref. to GND) (Ref. to V _{EE})	-0.5 to +7.0 -0.5 to 14.0	V
V _{EE}	Negative DC Supply Voltage (Ref. to GND)	-7.0 to +0.5	V
V _{IS}	Analog Input Voltage	V _{EE} -0.5 to V _{CC} +0.5	V
V _{in}	Digital Input Voltage (Ref. to GND)	-1.5 to V _{CC} +1.5	V
I	DC Current Into or Out of Any Pin	±25	mA
P _D	Power Dissipation in Still Air Plastic or Ceramic DIP† SOIC Package‡	750 500	mW
T _{stg}	Storage Temperature	-65 to +150	°C
T _L	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package) (Ceramic DIP)	260 300	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the ranges indicated in the Recommended Operating Conditions.

Unused digital input pins must be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused Analog I/O pins may be left open or terminated. See Applications Information.

*Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

†Power Dissipation Temperature Derating:

Plastic "N" Package: -10 mW/°C from 65° to 85°C

Ceramic "J" Package: -10 mW/°C from 100° to 125°C

SOIC "D" Package: -7 mW/°C from 65° to 85°C

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit	
V _{CC}	Positive DC Supply Voltage (Ref. to GND) (Ref. to V _{EE})	2.0 2.0	6.0 12.0	V	
V _{EE}	Negative DC Supply Voltage (Ref. to GND)	-6.0	GND	V	
V _{IS}	Analog Input Voltage	V _{EE}	V _{CC}	V	
V _{in}	Digital Input Voltage (Ref. to GND)	GND	V _{CC}	V	
V _{IO} *	Static or Dynamic Voltage Across Switch	-	1.2	V	
T _A	Operating Temperature, All Package Types	-55	+125	°C	
t _r , t _f	Input Rise and Fall Time, (Channel Select or Enable Inputs)	V _{CC} =2.0 V V _{CC} =4.5 V V _{CC} =6.0 V	0 0 0	1000 500 400	ns

*For voltage drops across the switch greater than 1.2 V (switch on), excessive V_{CC} current may be drawn; i.e., the current out of the switch may contain both V_{CC} and switch input components. The reliability of the device will be unaffected unless the Maximum Ratings are exceeded.

DC ELECTRICAL CHARACTERISTICS Digital Section (Voltages Referenced to GND) V_{EE}=GND, Except Where Noted

Symbol	Parameter	Test Conditions	V _{CC} V	Guaranteed Limit			Unit	
				25°C to -55°C	≤85°C	≤125°C		
V _{IH}	Minimum High-Level Input Voltage, Channel-Select or Enable Inputs	R _{on} =Per Spec	2.0	1.5	1.5	1.5	V	
			4.5	3.15	3.15	3.15		
			6.0	4.2	4.2	4.2		
V _{IL}	Maximum Low-Level Input Voltage, Channel-Select or Enable Inputs	R _{on} =Per Spec	2.0	0.3	0.3	0.3	V	
			4.5	0.9	0.9	0.9		
			6.0	1.2	1.2	1.2		
I _{in}	Maximum Input Leakage Current, Channel-Select or Enable Inputs	V _{in} =V _{CC} or GND, V _{EE} =-6.0 V	6.0	±0.1	±1.0	±1.0	μA	
I _{CC}	Maximum Quiescent Supply Current (per Package)	Channel Select=V _{CC} or GND Enable=V _{CC} or GND V _{IS} =V _{CC} or GND V _{IO} =0 V	V _{EE} =GND	6.0	2	20	40	μA
			V _{EE} =-6.0	6.0	8	80	160	

NOTE: Information on typical parametric values can be found in Chapter 4.

MC54/74HC4051•MC54/74HC4052•MC54/74HC4053

DC ELECTRICAL CHARACTERISTICS Analog Section

Symbol	Parameter	Test Conditions	VCC	VEE	Guaranteed Limit			Unit	
					25°C to -55°C	≤85°C	≤125°C		
R _{ON}	Maximum "ON" Resistance	V _{in} = V _{IL} or V _{IH} V _{IS} = V _{CC} to V _{EE} I _S ≤ 2.0 mA (Figures 1, 2)	4.5	0.0	190	240	280	Ω	
			4.5	-4.5	120	150	170		
			6.0	-6.0	100	125	140		
			4.5	0.0	150	190	230		
			4.5	-4.5	100	125	140		
			6.0	-6.0	80	100	115		
ΔR _{ON}	Maximum Difference in "ON" Resistance Between Any Two Channels in the Same Package	V _{in} = V _{IL} or V _{IH} V _{IS} = 1/2 (V _{CC} - V _{EE}) I _S ≤ 2.0 mA	4.5	0.0	30	35	40	Ω	
			4.5	-4.5	12	15	18		
			6.0	-6.0	10	12	14		
I _{off}	Maximum Off-Channel Leakage Current, Any One Channel	V _{in} = V _{IL} or V _{IH} V _{IO} = V _{CC} - V _{EE} Switch Off (Figure 3)	6.0	-6.0	0.1	0.5	1.0	μA	
			6.0	-6.0	0.2	2.0	4.0		
	Maximum Off-Channel Leakage Current, Common Channel	V _{in} = V _{IL} or V _{IH} V _{IO} = V _{CC} - V _{EE} Switch Off (Figure 4)	HC4051	6.0	-6.0	0.1	1.0		2.0
			HC4052	6.0	-6.0	0.1	1.0		2.0
			HC4053	6.0	-6.0	0.1	1.0		2.0
			6.0	-6.0	0.1	1.0	2.0		
I _{on}	Maximum On-Channel Leakage Current, Channel to Channel	V _{in} = V _{IL} or V _{IH} Switch to Switch = V _{CC} - V _{EE} (Figure 5)	HC4051	6.0	-6.0	0.2	2.0	4.0	μA
			HC4052	6.0	-6.0	0.1	1.0	2.0	
			HC4053	6.0	-6.0	0.1	1.0	2.0	
			6.0	-6.0	0.1	1.0	2.0		

AC ELECTRICAL CHARACTERISTICS (C_L = 50 pF, Input t_r = t_f = 6 ns)

Symbol	Parameter	VCC V	Guaranteed Limit			Unit
			25°C to -55°C	≤85°C	≤125°C	
t _{PLH} , t _{PHL}	Maximum Propagation Delay, Channel-Select to Analog Output (Figure 9)	2.0	370	465	550	ns
		4.5	74	93	110	
		6.0	63	79	94	
t _{PLH} , t _{PLZ}	Maximum Propagation Delay, Analog Input to Analog Output (Figure 10)	2.0	60	75	90	ns
		4.5	12	15	18	
		6.0	10	13	15	
t _{PLZ} , t _{PHZ}	Maximum Propagation Delay, Enable to Analog Output (Figure 11)	2.0	290	364	430	ns
		4.5	58	73	86	
		6.0	49	62	73	
t _{PZL} , t _{PZH}	Maximum Propagation Delay, Enable to Analog Output (Figure 11)	2.0	345	435	515	ns
		4.5	69	87	103	
		6.0	59	74	87	
C _{in}	Maximum Input Capacitance, Channel-Select or Enable Inputs	—	10	10	10	pF
C _{I/O}	Maximum Capacitance Analog I/O All Switches Off Common O/I: HC4051 HC4052 HC4053 Feedthrough	—	35	35	35	pF
		—	130	130	130	
		—	80	80	80	
		—	50	50	50	
		—	1.0	1.0	1.0	

NOTES:

1. For propagation delays with loads other than 50 pF, see Chapter 4.
2. Information on typical parametric values can be found in Chapter 4.

CPD	Power Dissipation Capacitance (Per Package) (Figure 13) Used to determine the no-load dynamic power consumption: P _D = C _{PD} V _{CC} ² f + I _{CC} V _{CC} For load considerations, see Chapter 4.	Typical @ 25°C, V _{CC} = 5.0 V, V _{EE} = 0 V	pF
		45 (HC4051) 80 (HC4052) 45 (HC4053)	

MC54/74HC4051•MC54/74HC4052•MC54/74HC4053

ADDITIONAL APPLICATION CHARACTERISTICS (GND=0.0 V)

Symbol	Parameter	Test Condition	VCC V	VEE V	Limit*			Unit
					25°C 54/74HC			
					51	52	53	
BW	Maximum On-Channel Bandwidth or Minimum Frequency Response (Figure 6)	$f_{in} = 1$ MHz Sine Wave Adjust f_{in} Voltage to Obtain 0 dBm at V_{OS} Increase f_{in} Frequency Until dB Meter Reads -3 dB $R_L = 50 \Omega, C_L = 10$ pF	2.25 4.50 6.00	-2.25 -4.50 -6.00	80 80 80	95 95 95	120 120 120	MHz
—	Off-Channel Feedthrough Isolation (Figure 7)	$f_{in} =$ Sine Wave Adjust f_{in} Voltage to Obtain 0 dBm at V_{IS} $f_{in} = 10$ kHz, $R_L = 600 \Omega, C_L = 50$ pF $f_{in} = 1.0$ MHz, $R_L = 50 \Omega, C_L = 10$ pF	2.25 4.50 6.00	-2.25 -4.50 -6.00			-50 -50 -50 -40 -40 -40	dB
—	Feedthrough Noise, Channel Select Input to Common O/I (Figure 8)	$V_{in} \leq 1$ MHz Square Wave ($t_r = t_f = 6$ ns) Adjust R_L at Setup so that $I_S = 0$ A Enable=GND $R_L = 600 \Omega, C_L = 50$ pF $R_L = 10$ k $\Omega, C_L = 10$ pF	2.25 4.50 6.00	-2.25 -4.50 -6.00			25 105 135 35 145 190	mVpp
—	Crosstalk Between Any Two Switches (Figure 12) (Test does not apply to HC4051)	$f_{in} =$ Sine Wave Adjust f_{in} Voltage to Obtain 0 dBm at V_{IS} $f_{in} = 10$ kHz, $R_L = 600 \Omega, C_L = 50$ pF $f_{in} = 1$ MHz, $R_L = 50 \Omega, C_L = 10$ pF	2.25 4.50 6.00	-2.25 -4.50 -6.00			-50 -50 -50 -60 -60 -60	dB
THD	Total Harmonic Distortion (Figure 14)	$f_{in} = 1$ kHz, $R_L = 10$ k $\Omega, C_L = 50$ pF THD = THD _{Measured} - THD _{Source} $V_{IS} = 4.0$ Vpp sine wave $V_{IS} = 8.0$ Vpp sine wave $V_{IS} = 11.0$ Vpp sine wave	2.25 4.50 6.00	-2.25 -4.50 -6.00			0.10 0.08 0.05	%

*Limits not tested. Determined by design and verified by qualification.

5

MC54/74HC4051 • MC54/74HC4052 • MC54/74HC4053




Figure 1a. Typical On Resistance, $V_{CC}-V_{EE}=2.0\text{ V}$




Figure 1b. Typical On Resistance, $V_{CC}-V_{EE}=4.5\text{ V}$




Figure 1c. Typical On Resistance, $V_{CC}-V_{EE}=6.0\text{ V}$




Figure 1d. Typical On Resistance, $V_{CC}-V_{EE}=9.0\text{ V}$




Figure 1e. Typical On Resistance, $V_{CC}-V_{EE}=12.0\text{ V}$




Figure 2. On Resistance Test Set-Up

MC54/74HC4051 • MC54/74HC4052 • MC54/74HC4053




Figure 3. Maximum Off Channel Leakage Current, Any One Channel, Test Set-Up




Figure 4. Maximum Off Channel Leakage Current, Common Channel, Test Set-Up






Figure 5. Maximum On Channel Leakage Current, Channel to Channel, Test Set-Up



*Includes all probe and jig capacitance.


Figure 6. Maximum On-Channel Bandwidth, Test Set-Up

5



*Includes all probe and jig capacitance.

Figure 7. Off-Channel Feedthrough Isolation, Test Set-Up



*Includes all probe and jig capacitance.

Figure 8. Feedthrough Noise, Channel Select to Common Out, Test Set-Up

MC54/74HC4051 • MC54/74HC4052 • MC54/74HC4053





Figure 9a. Propagation Delays, Channel Select to Analog Out



*Includes all probe and jig capacitance.

Figure 9b. Propagation Delay, Test Set-Up Channel Select to Analog Out





Figure 10a. Propagation Delays, Analog In to Analog Out



*Includes all probe and jig capacitance.

Figure 10b. Propagation Delay, Test Set-Up Analog In to Analog Out




Figure 11a. Propagation Delays, Enable to Analog Out





Figure 11b. Propagation Delay, Test Set-Up Enable to Analog Out

5

MC54/74HC4051 • MC54/74HC4052 • MC54/74HC4053



*Includes all probe and jig capacitance.

Figure 12. Crosstalk Between Any Two Switches, Test Set-Up





Figure 13. Power Dissipation Capacitance, Test Set-Up



*Includes all probe and jig capacitance.

Figure 14a. Total Harmonic Distortion, Test Set-Up




Figure 14b. Plot, Harmonic Distortion

5

MC54/74HC4051 • MC54/74HC4052 • MC54/74HC4053

APPLICATIONS INFORMATION

The Channel Select and Enable control pins should be at V_{CC} or GND logic levels. V_{CC} being recognized as a logic high and GND being recognized as a logic low. In this example:

$$V_{CC} = +5\text{ V} = \text{logic high}$$

$$GND = 0\text{ V} = \text{logic low}$$

The maximum analog voltage swings are determined by the supply voltages V_{CC} and V_{EE} . The positive peak analog voltage should not exceed V_{CC} . Similarly, the negative peak analog voltage should not go below V_{EE} . In this example, the difference between V_{CC} and V_{EE} is ten volts. Therefore, using the configuration in Figure 15, a maximum analog signal of

ten volts peak-to-peak can be controlled. Unused analog inputs/outputs may be left floating (i.e., not connected). However, tying unused analog inputs and outputs to V_{CC} or GND through a low value resistor helps minimize crosstalk and feedthrough noise that may be picked-up by an unused switch.

Although used here, balanced supplies are not a requirement. The only constraints on the power supplies are that:

$$V_{CC} - GND = 2\text{ to }6\text{ volts}$$

$$V_{EE} - GND = 0\text{ to }-6\text{ volts}$$

$$V_{CC} - V_{EE} = 2\text{ to }12\text{ volts}$$

$$\text{and } V_{EE} \leq GND$$

When voltage transients above V_{CC} and/or below V_{EE} are anticipated on the analog channels, external Germanium or Schottky diodes (D_x) are recommended as shown in Figure 16. These diodes should be able to absorb the maximum anticipated current surges during clipping.




Figure 15. Application Example




Figure 16. External Germanium or Schottky Clipping Diodes






Figure 17. Interfacing LSTTL/NMOS to CMOS Inputs

MC54/74HC4051•MC54/74HC4052•MC54/74HC4053

FUNCTION DIAGRAM, HC4051



FUNCTION DIAGRAM, HC4052



5

MC54/74HC4051•MC54/74HC4052•MC54/74HC4053

FUNCTION DIAGRAM, HC4053

