MOTOROLA
SEMICONDUCTOR
TECHNICAL DATA

MC54/74HC4051
MC54/74HC4052
MC54/74HC4053

Advance Information

Analog Multiplexers/ Demultiplexers

High-Performance Silicon-Gate CMOS

The MC54/74HC4051, MC54/74HC4052, and MC54/74HC4053 utilize silicon-gate CMOS technology to achieve fast propagation delays, low ON resistances, and low OFF leakage currents. These analog multiplexers/demultiplexers control analog voltages that may vary across the complete power supply range (from V_{CC} to V_{EE}).

The HC4051, HC4052, and HC4053 are identical in pinout to the metal-gate MC14051B, MC14052B, and MC14053B. The Channel-Select inputs determine which one of the Analog Inputs/Outputs is to be connected, by means of an analog switch, to the Common Output/Input. When the Enable pin is high, all analog switches are turned off.

The Channel-Select and Enable inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

These devices have been designed so that the ON resistance (R_{on}) is more linear over input voltage than R_{on} of metal-gate CMOS analog switches.

For multiplexers/demultiplexers with channel select latches, see HC4351, HC4352, and HC4353.

- Fast Switching and Propagation Speeds
- Low Crosstalk Between Switches
- Diode Protection on All Inputs/Outputs
- Analog Power Supply Range ($V_{CC} - V_{EE}$) = 2.0 to 12.0 V
- Digital (Control) Power Supply Range ($V_{CC} - GND$) = 2.0 to 6.0 V
- Improved Linearity and Lower ON Resistance than Metal-Gate Counterparts
- Low Noise
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: HC4051—184 FETs or 46 Equivalent Gates
  HC4052—168 FETs or 42 Equivalent Gates
  HC4053—156 FETs or 39 Equivalent Gates



J SUFFIX
CERAMIC
CASE 620-09

N SUFFIX
PLASTIC
CASE 648-06

DW SUFFIX
SOIC
CASE 751G-01

ORDERING INFORMATION

MC74HCXXXXN	Plastic
MC54HCXXXXJ	Ceramic
MC74HCXXXXDW	SOIC

$T_A = -55°$ to 125°C for all packages.
Dimensions in Chapter 7.

PIN ASSIGNMENT
MC54/74HC4051



LOGIC DIAGRAM
MC54/74HC4051
Single-Pole, 8-Position Plus Common Off



FUNCTION TABLE
MC54/74HC4051

Control Inputs				ON Channels
Enable	Select			
	C	B	A	
L	L	L	L	X0
L	L	L	H	X1
L	L	H	L	X2
L	L	H	H	X3
L	H	L	L	X4
L	H	L	H	X5
L	H	H	L	X6
L	H	H	H	X7
H	X	X	X	None

X = don't care

This document contains information on a new product. Specifications and information herein are subject to change without notice.

MC54/74HC4051•MC54/74HC4052•MC54/74HC4053

MC54/74HC4052
Double-Pole, 4-Position
Plus Common Off

LOGIC DIAGRAM



PIN ASSIGNMENT



FUNCTION TABLE

Control Inputs			ON Channels
Enable	Select B	Select A	
L	L	L	Y0 X0
L	L	H	Y1 X1
L	H	L	Y2 X2
L	H	H	Y3 X3
H	X	X	None

X = Don't Care

MC54/74HC4053
Triple Single-Pole, Double-Position
Plus Common Off

LOGIC DIAGRAM



PIN ASSIGNMENT



FUNCTION TABLE

Control Inputs				ON Channels
Enable	Select C	Select B	Select A	
L	L	L	L	Z0 Y0 X0
L	L	L	H	Z0 Y0 X1
L	L	H	L	Z0 Y1 X0
L	L	H	H	Z0 Y1 X1
L	H	L	L	Z1 Y0 X0
L	H	L	H	Z1 Y0 X1
L	H	H	L	Z1 Y1 X0
L	H	H	H	Z1 Y1 X1
H	X	X	X	None

X = Don't Care

NOTE: This device allows independent control of each switch. Channel-Select Input A controls the X Switch, Input B controls the Y Switch, and Input C controls the Z Switch.

5

MC54/74HC4051•MC54/74HC4052•MC54/74HC4053

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
V_{CC}	Positive DC Supply Voltage (Ref. to GND) (Ref. to V_{EE})	−0.5 to +7.0 −0.5 to 14.0	V
V_{EE}	Negative DC Supply Voltage (Ref. to GND)	−7.0 to +0.5	V
V_{IS}	Analog Input Voltage	V_{EE}−0.5 to V_{CC}+0.5	V
V_{in}	Digital Input Voltage (Ref. to GND)	−1.5 to V_{CC}+1.5	V
I	DC Current Into or Out of Any Pin	±25	mA
P_D	Power Dissipation in Still Air Plastic or Ceramic DIP† SOIC Package†	 750 500	mW
T_{stg}	Storage Temperature	−65 to +150	°C
T_L	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package) (Ceramic DIP)	 260 300	°C

*Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

†Power Dissipation Temperature Derating:
Plastic "N" Package: −10 mW/°C from 65° to 85°C
Ceramic "J" Package: −10 mW/°C from 100° to 125°C
SOIC "D" Package: −7 mW/°C from 65° to 85°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the ranges indicated in the Recommended Operating Conditions.

Unused digital input pins must be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused Analog I/O pins may be left open or terminated. See Applications Information.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit
V_{CC}	Positive DC Supply Voltage (Ref. to GND) (Ref. to V_{EE})	2.0 2.0	6.0 12.0	V
V_{EE}	Negative DC Supply Voltage (Ref. to GND)	−6.0	GND	V
V_{IS}	Analog Input Voltage	V_{EE}	V_{CC}	V
V_{in}	Digital Input Voltage (Ref. to GND)	GND	V_{CC}	V
V_{IO}*	Static or Dynamic Voltage Across Switch	—	1.2	V
T_A	Operating Temperature, All Package Types	−55	+125	°C
t_r, t_f	Input Rise and Fall Time, V_{CC}=2.0 V (Channel Select or Enable V_{CC}=4.5 V Inputs) V_{CC}=6.0 V	0 0 0	1000 500 400	ns

*For voltage drops across the switch greater than 1.2 V (switch on), excessive V_{CC} current may be drawn; i.e., the current out of the switch may contain both V_{CC} and switch input components. The reliability of the device will be unaffected unless the Maximum Ratings are exceeded.

5

DC ELECTRICAL CHARACTERISTICS Digital Section (Voltages Referenced to GND) V_{EE}=GND, Except Where Noted

Symbol	Parameter	Test Conditions	V_{CC} V	Guaranteed Limit 25°C to −55°C	Guaranteed Limit ≤85°C	Guaranteed Limit ≤125°C	Unit
V_{IH}	Minimum High-Level Input Voltage, Channel-Select or Enable Inputs	R_{on}=Per Spec	2.0 4.5 6.0	1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	V
V_{IL}	Maximum Low-Level Input Voltage, Channel-Select or Enable Inputs	R_{on}=Per Spec	2.0 4.5 6.0	0.3 0.9 1.2	0.3 0.9 1.2	0.3 0.9 1.2	V
I_{in}	Maximum Input Leakage Current, Channel-Select or Enable Inputs	V_{in}=V_{CC} or GND, V_{EE}=−6.0 V	6.0	±0.1	±1.0	±1.0	μA
I_{CC}	Maximum Quiescent Supply Current (per Package)	Channel Select=V_{CC} or GND Enable=V_{CC} or GND V_{IS}=V_{CC} or GND V_{IO}=0 V V_{EE}=GND V_{EE}=−6.0	 6.0 6.0	 2 8	 20 80	 40 160	μA

NOTE: Information on typical parametric values can be found in Chapter 4.

MC54/74HC4051•MC54/74HC4052•MC54/74HC4053

DC ELECTRICAL CHARACTERISTICS Analog Section

Symbol	Parameter	Test Conditions	V_{CC}	V_{EE}	Guaranteed Limit			Unit
					25°C to −55°C	≤85°C	≤125°C	
R_{on}	Maximum "ON" Resistance	$V_{in}=V_{IL}$ or V_{IH} $V_{IS}=V_{CC}$ to V_{EE} $I_S \le 2.0$ mA (Figures 1, 2)	4.5 4.5 6.0	0.0 −4.5 −6.0	190 120 100	240 150 125	280 170 140	Ω
		$V_{in}=V_{IL}$ or V_{IH} $V_{IS}=V_{CC}$ or V_{EE} (Endpoints) $I_S \le 2.0$ mA (Figures 1, 2)	4.5 4.5 6.0	0.0 −4.5 −6.0	150 100 80	190 125 100	230 140 115	
ΔR_{on}	Maximum Difference in "ON" Resistance Between Any Two Channels in the Same Package	$V_{in}=V_{IL}$ or V_{IH} $V_{IS}=1/2\ (V_{CC}-V_{EE})$ $I_S \le 2.0$ mA	4.5 4.5 6.0	0.0 −4.5 −6.0	30 12 10	35 15 12	40 18 14	Ω
I_{off}	Maximum Off-Channel Leakage Current, Any One Channel	$V_{in}=V_{IL}$ or V_{IH} $V_{IO}=V_{CC}-V_{EE}$ Switch Off (Figure 3)	6.0	−6.0	0.1	0.5	1.0	μA
	Maximum Off-Channel Leakage Current, Common Channel HC4051	$V_{in}=V_{IL}$ or V_{IH} $V_{IO}=V_{CC}-V_{EE}$ Switch Off (Figure 4)	6.0	−6.0	0.2	2.0	4.0	
	HC4052		6.0	−6.0	0.1	1.0	2.0	
	HC4053		6.0	−6.0	0.1	1.0	2.0	
I_{on}	Maximum On-Channel Leakage Current, Channel to Channel HC4051	$V_{in}=V_{IL}$ or V_{IH} Switch to Switch $=V_{CC}-V_{EE}$ (Figure 5)	6.0	−6.0	0.2	2.0	4.0	μA
	HC4052		6.0	−6.0	0.1	1.0	2.0	
	HC4053		6.0	−6.0	0.1	1.0	2.0	

AC ELECTRICAL CHARACTERISTICS ($C_L=50$ pF, Input $t_r=t_f=6$ ns)

Symbol	Parameter		V_{CC} V	Guaranteed Limit			Unit
				25°C to −55°C	≤85°C	≤125°C	
t_{PLH}, t_{PHL}	Maximum Propagation Delay, Channel-Select to Analog Output (Figure 9)		2.0 4.5 6.0	370 74 63	465 93 79	550 110 94	ns
t_{PLH}, t_{PHL}	Maximum Propagation Delay, Analog Input to Analog Output (Figure 10)		2.0 4.5 6.0	60 12 10	75 15 13	90 18 15	ns
t_{PLZ}, t_{PHZ}	Maximum Propagation Delay, Enable to Analog Output (Figure 11)		2.0 4.5 6.0	290 58 49	364 73 62	430 86 73	ns
t_{PZL}, t_{PZH}	Maximum Propagation Delay, Enable to Analog Output (Figure 11)		2.0 4.5 6.0	345 69 59	435 87 74	515 103 87	ns
C_{in}	Maximum Input Capacitance, Channel-Select or Enable Inputs		—	10	10	10	pF
$C_{I/O}$	Maximum Capacitance	Analog I/O	—	35	35	35	pF
	Common O/I: HC4051	All Switches Off	—	130	130	130	
	HC4052			80	80	80	
	HC4053			50	50	50	
	Feedthrough		—	1.0	1.0	1.0	

NOTES:
1. For propagation delays with loads other than 50 pF, see Chapter 4.
2. Information on typical parametric values can be found in Chapter 4.

C_{PD}	Power Dissipation Capacitance (Per Package) (Figure 13) Used to determine the no-load dynamic power consumption: $P_D=C_{PD}\ V_{CC}^2 f+I_{CC}\ V_{CC}$ For load considerations, see Chapter 4.	Typical @ 25°C, $V_{CC}=5.0$ V, $V_{EE}=0$ V 45 (HC4051) 80 (HC4052) 45 (HC4053)	pF

MC54/74HC4051•MC54/74HC4052•MC54/74HC4053

ADDITIONAL APPLICATION CHARACTERISTICS (GND = 0.0 V)

Symbol	Parameter	Test Condition	V_{CC} V	V_{EE} V	Limit* 25°C 54/74HC	Unit
BW	Maximum On-Channel Bandwidth or Minimum Frequency Response (Figure 6)	f_{in} = 1 MHz Sine Wave Adjust f_{in} Voltage to Obtain 0 dBm at V_{OS} Increase f_{in} Frequency Until dB Meter Reads −3 dB R_L = 50 Ω, C_L = 10 pF			51 52 53	MHz
			2.25	−2.25	80 95 120	
			4.50	−4.50	80 95 120	
			6.00	−6.00	80 95 120	
—	Off-Channel Feedthrough Isolation (Figure 7)	f_{in} = Sine Wave Adjust f_{in} Voltage to Obtain 0 dBm at V_{IS} f_{in} = 10 kHz, R_L = 600 Ω, C_L = 50 pF				dB
			2.25	−2.25	−50	
			4.50	−4.50	−50	
			6.00	−6.00	−50	
		f_{in} = 1.0 MHz, R_L = 50 Ω, C_L = 10 pF	2.25	−2.25	−40	
			4.50	−4.50	−40	
			6.00	−6.00	−40	
—	Feedthrough Noise, Channel Select Input to Common O/I (Figure 8)	$V_{in} \leq$ 1 MHz Square Wave ($t_r = t_f$ = 6 ns) Adjust R_L at Setup so that I_S = 0 A Enable = GND R_L = 600 Ω, C_L = 50 pF				mVpp
			2.25	−2.25	25	
			4.50	−4.50	105	
			6.00	−6.00	135	
		R_L = 10 kΩ, C_L = 10 pF	2.25	−2.25	35	
			4.50	−4.50	145	
			6.00	−6.00	190	
—	Crosstalk Between Any Two Switches (Figure 12) (Test does not apply to HC4051)	f_{in} = Sine Wave Adjust f_{in} Voltage to Obtain 0 dBm at V_{IS} f_{in} = 10 kHz, R_L = 600 Ω, C_L = 50 pF				dB
			2.25	−2.25	−50	
			4.50	−4.50	−50	
			6.00	−6.00	−50	
		f_{in} = 1 MHz, R_L = 50 Ω, C_L = 10 pF	2.25	−2.25	−60	
			4.50	−4.50	−60	
			6.00	−6.00	−60	
THD	Total Harmonic Distortion (Figure 14)	f_{in} = 1 kHz, R_L = 10 kΩ, C_L = 50 pF $THD = THD_{Measured} - THD_{Source}$ V_{IS} = 4.0 Vpp sine wave	2.25	−2.25	0.10	%
		V_{IS} = 8.0 Vpp sine wave	4.50	−4.50	0.08	
		V_{IS} = 11.0 Vpp sine wave	6.00	−6.00	0.05	

*Limits not tested. Determined by design and verified by qualification.

5



Figure 1a. Typical On Resistance, $V_{CC}-V_{EE}=2.0$ V



Figure 1b. Typical On Resistance, $V_{CC}-V_{EE}=4.5$ V



Figure 1c. Typical On Resistance, $V_{CC}-V_{EE}=6.0$ V



Figure 1d. Typical On Resistance, $V_{CC}-V_{EE}=9.0$ V



Figure 1e. Typical On Resistance, $V_{CC}-V_{EE}=12.0$ V



Figure 2. On Resistance Test Set-Up

5



Figure 3. Maximum Off Channel Leakage Current, Any One Channel, Test Set-Up



Figure 4. Maximum Off Channel Leakage Current, Common Channel, Test Set-Up



Figure 5. Maximum On Channel Leakage Current, Channel to Channel, Test Set-Up



*Includes all probe and jig capacitance.

Figure 6. Maximum On-Channel Bandwidth, Test Set-Up



*Includes all probe and jig capacitance.

Figure 7. Off-Channel Feedthrough Isolation, Test Set-Up



*Includes all probe and jig capacitance.

Figure 8. Feedthrough Noise, Channel Select to Common Out, Test Set-Up

5



Figure 9a. Propagation Delays, Channel Select to Analog Out



*Includes all probe and jig capacitance.

Figure 9b. Propagation Delay, Test Set-Up Channel Select to Analog Out



Figure 10a. Propagation Delays, Analog In to Analog Out



*Includes all probe and jig capacitance.

Figure 10b. Propagation Delay, Test Set-Up Analog In to Analog Out

5



Figure 11a. Propagation Delays, Enable to Analog Out



Figure 11b. Propagation Delay, Test Set-Up Enable to Analog Out



*Includes all probe and jig capacitance.

Figure 12. Crosstalk Between Any Two Switches, Test Set-Up



Figure 13. Power Dissipation Capacitance, Test Set-Up



*Includes all probe and jig capacitance.

Figure 14a. Total Harmonic Distortion, Test Set-Up



Figure 14b. Plot, Harmonic Distortion

5

APPLICATIONS INFORMATION

The Channel Select and Enable control pins should be at V_{CC} or GND logic levels. V_{CC} being recognized as a logic high and GND being recognized as a logic low. In this example:

V_{CC} = +5 V = logic high
GND = 0 V = logic low

The maximum analog voltage swings are determined by the supply voltages V_{CC} and V_{EE}. The positive peak analog voltage should not exceed V_{CC}. Similarly, the negative peak analog voltage should not go below V_{EE}. In this example, the difference between V_{CC} and V_{EE} is ten volts. Therefore, using the configuration in Figure 15, a maximum analog signal of ten volts peak-to-peak can be controlled. Unused analog inputs/outputs may be left floating (i.e., not connected). However, tying unused analog inputs and outputs to V_{CC} or GND through a low value resistor helps minimize crosstalk and feedthrough noise that may be picked-up by an unused switch.

Although used here, balanced supplies are not a requirement. The only constraints on the power supplies are that:

V_{CC} − GND = 2 to 6 volts
V_{EE} − GND = 0 to −6 volts
V_{CC} − V_{EE} = 2 to 12 volts
and $V_{EE} \leq$ GND

When voltage transients above V_{CC} and/or below V_{EE} are anticipated on the analog channels, external Germanium or Schottky diodes (D_X) are recommended as shown in Figure 16. These diodes should be able to absorb the maximum anticipated current surges during clipping.



Figure 15. Application Example



Figure 16. External Germanium or Schottky Clipping Diodes



a. Using Pull-Up Resistors



b. Using HCT Interface

Figure 17. Interfacing LSTTL/NMOS to CMOS Inputs

MC54/74HC4051•MC54/74HC4052•MC54/74HC4053

FUNCTION DIAGRAM, HC4051



FUNCTION DIAGRAM, HC4052



5

FUNCTION DIAGRAM, HC4053



5