

SPEED/PACKAGE AVAILABILITY

54 F,W 74 B,F


TRUTH TABLE

2-LINE TO 4-LINE DECODER							
INPUTS				OUTPUTS			
SELECT	STROBE	DATA		1Y0	1Y1	1Y2	1Y3
B	A	1G	1C				
X	X	H	X	H	H	H	H
L	L	L	H	L	H	H	H
L	H	L	H	H	L	H	H
H	L	L	H	H	H	L	H
H	H	L	H	H	H	H	L
X	X	X	L	H	H	H	H

1-LINE TO 4-LINE DEMULTIPLEXER							
INPUTS				OUTPUTS			
SELECT	STROBE	DATA		2Y0	2Y1	2Y2	2Y3
B	A	2G	2C				
X	X	H	X	H	H	H	H
L	L	L	L	L	H	H	H
L	H	L	L	H	L	H	H
H	L	L	L	H	H	L	H
H	H	L	L	H	H	H	L
X	X	X	H	H	H	H	H

¹C = inputs 1C and 2C connected together
²G = inputs 1G and 2G connected together

PIN CONFIGURATION



3-LINE TO 8-LINE DECODER TO 1-LINE TO 8-LINE DEMULTIPLEXER												
INPUTS					OUTPUTS							
SELECT	STROBE OR DATA	C ¹	B	A	2Y0	2Y1	2Y2	2Y3	1Y0	1Y1	1Y2	1Y3
X	X	X	H	H	H	H	H	H	H	H	H	H
L	L	L	L	L	L	H	H	H	H	H	H	H
L	L	H	L	L	H	L	H	H	H	H	H	H
L	H	L	L	L	H	H	L	H	H	H	H	H
L	H	L	L	L	H	H	H	L	H	H	H	H
H	L	L	L	L	H	H	H	H	L	H	H	H
H	L	H	L	L	H	H	H	H	L	L	H	H
H	H	L	L	L	H	H	H	H	H	L	L	H
H	H	H	L	L	H	H	H	H	H	H	L	L


¹C = inputs 1C and 2C connected together
²G = inputs 1G and 2G connected together

SWITCHING CHARACTERISTICS V_{CC} = 5V, T_A = 25°C

TEST CONDITIONS			54/74			LEVELS OF LOGIC	UNIT
			MIN	TYP	MAX		
Propagation delay time	t _{PLH} Low-to-high	A,B,2C, 1G,2G		13	20	2	ns
				18	27		
t _{PHL} High-to-low	t _{PLH} Low-to-high	A,B		21	32	3	
				21	32		
t _{PHL} High-to-low	t _{PLH} Low-to-high	1C		16	24	3	
				20	30		

Load circuit and typical waveforms are shown at the front of section.

LOGIC DIAGRAM



165101