

# TC74HCT137AP/AF

## 3-TO-8 LINE DECODER/LATCH

The TC74HCT137A is a high speed CMOS 3-to-8 LINE DECODER ADDRESS LATCH fabricated with silicon gate CMOS technology.

It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.


This device may be used as a level converter for interfacing TTL or NMOS to High Speed CMOS. The inputs are compatible with TTL, NMOS and CMOS output voltage levels.

It is composed of a 3-bit input latches with a common  $\overline{GL}$  enable input and a 3-to-8 line decoder with enable inputs  $G1$  and  $G2$ . The 3-bit binary data is stored into the input latch on the high level of  $GL$ . The value of this data determines which one of the outputs will go low. When the enable input  $G1$  is held low or  $G2$  is held high, decoding function is inhibited and all the 8 outputs go high. The two enable inputs are provided to ease cascade connection and permits the application of address decoder for memory system.

All inputs are equipped with protection circuits against static discharge or transient excess voltage.

### FEATURES:

- High Speed .....  $t_{pd}=17\text{ns}(\text{typ.})$  at  $V_{CC}=5\text{V}$
- Low Power Dissipation .....  $I_{CC}=4\mu\text{A}(\text{Max.})$  at  $T_a=25^\circ\text{C}$
- Compatible with TTL outputs .....  $V_{IH}=2\text{V}(\text{Min.})$   
 $V_{IL}=0.8\text{V}(\text{Max.})$
- Output Drive Capability ..... 10 LSTTL Loads
- Symmetrical Output Impedance .....  $|I_{OH}|=I_{OL}=4\text{mA}(\text{Min.})$
- Balanced Propagation Delays .....  $t_{PLH}=t_{PHL}$
- Wide Operating Voltage Range .....  $V_{CC}(\text{opr.})=2\text{V}\sim6\text{V}$
- Pin and Function Compatible with 74LS137





### PIN ASSIGNMENT

A	1	16	Vcc
B	2	15	$\overline{Y}_0$
C	3	14	$\overline{Y}_1$
$\overline{GL}$	4	13	$\overline{Y}_2$
$\overline{G2}$	5	12	$\overline{Y}_3$
$G1$	6	11	$\overline{Y}_4$
$\overline{Y}_7$	7	10	$\overline{Y}_5$
GND	8	9	$\overline{Y}_6$

(TOP VIEW)

### IEC LOGIC SYMBOL




TRUTH TABLE

INPUTS					OUTPUTS								SELECTED OUTPUT
ENABLE		ADDRESS			$\bar{Y}_0$	$\bar{Y}_1$	$\bar{Y}_2$	$\bar{Y}_3$	$\bar{Y}_4$	$\bar{Y}_5$	$\bar{Y}_6$	$\bar{Y}_7$	
GL	$\bar{G}_2$	G1	C	B	A								
X	X	L	X	X	X	H	H	H	H	H	H	H	NONE
X	H	X	X	X	X	H	H	H	H	H	H	H	NONE
L	L	H	L	L	L	L	H	H	H	H	H	H	$\bar{Y}_0$
L	L	H	L	L	H	H	L	H	H	H	H	H	$\bar{Y}_1$
L	L	H	L	H	L	H	H	L	H	H	H	H	$\bar{Y}_2$
L	L	H	L	H	H	H	H	H	L	H	H	H	$\bar{Y}_3$
L	L	H	H	L	L	H	H	H	H	L	H	H	$\bar{Y}_4$
L	L	H	H	L	H	H	H	H	H	L	H	H	$\bar{Y}_5$
L	L	H	H	H	L	H	H	H	H	H	H	L	$\bar{Y}_6$
L	L	H	H	H	H	H	H	H	H	H	H	L	$\bar{Y}_7$
H	L	H	X	X	X								OUTPUTS are latched at the time when GL is taken High level.

X: Don't care

SYSTEM DIAGRAM



## ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	$V_{CC}$	-0.5 ~ 7	V
DC Input Voltage	$V_{IN}$	-0.5 ~ $V_{CC} + 0.5$	V
DC Output Voltage	$V_{OUT}$	-0.5 ~ $V_{CC} + 0.5$	V
Input Diode Current	$I_{IK}$	±20	mA
Output Diode Current	$I_{OK}$	±20	mA
DC Output Current	$I_{OL}$	±25	mA
DC $V_{CC}$ /Ground Current	$I_{CC}$	±50	mA
Power Dissipation	$P_D$	500(DIP)*/180(MFP)	mW
Storage Temperature	$T_{STG}$	65 ~ 150	°C
Lead Temperature 10sec	$T_L$	300	°C

\*500mW in the range of  $T_a = -40^{\circ}\text{C} \sim 65^{\circ}\text{C}$ . From  $T_a = 65^{\circ}\text{C}$  to  $85^{\circ}\text{C}$  a derating factor of  $-10\text{mW}/^{\circ}\text{C}$  shall be applied until 300mW.

## RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage	$V_{CC}$	4.5 ~ 5.5	V
Input Voltage	$V_{IN}$	0 ~ $V_{CC}$	V
Output Voltage	$V_{OUT}$	0 ~ $V_{CC}$	V
Operating Temperature	$T_{OPR}$	-40 ~ 85	°C
Input Rise and Fall Time	$t_r, t_f$	0 ~ 500	ns

## DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	$T_a = 25^{\circ}\text{C}$			$T_a = -40 \sim 85^{\circ}\text{C}$		UNIT	
			$V_{CC}$	MIN.	TYP.	MAX.	MIN.		
High-Level Input Voltage	$V_{IH}$		4.5 1 5.5	2.0	—	—	2.0	—	V
Low-Level Input Voltage	$V_{IL}$		4.5 1 5.5	—	—	0.8	—	0.8	V
High-Level Output Voltage	$V_{OH}$	$V_{IN} = V_{IH}$ or $V_{IL}$ , $I_{OL} = -20\ \mu\text{A}$	4.5 4.5	4.4	4.5	—	4.4	—	V
		$V_{IH}$ or $V_{IL}$ , $I_{OL} = -4\ \text{mA}$	4.5	4.18	4.31	—	4.13	—	
Low-Level Output Voltage	$V_{OL}$	$V_{IN} = V_{IH}$ or $V_{IL}$ , $I_{OL} = 20\ \mu\text{A}$	4.5	—	0.0	0.1	—	0.1	V
		$V_{IH}$ or $V_{IL}$ , $I_{OL} = 4\ \text{mA}$	4.5	—	0.17	0.26	—	0.33	
Input Leakage Current	$I_{OL}$	$V_{IN} = V_{CC}$ or GND	5.5	—	—	±0.1	—	±1.0	$\mu\text{A}$
	$I_{IN}$	$V_{IN} = V_{CC}$ or GND	5.5	—	—	4.0	—	40.0	
Quiescent Supply Current	$\Delta I_{CC}$	PER INPUT: $V_{IN} = 0.5\text{V}$ or $2.4\text{V}$ OTHER INPUT: $V_{CC}$ or GND	5.5	—	—	2.0	—	2.9	mA

### TIMING REQUIREMENTS (Input $t_r=t_f=6\text{ns}$ )

PARAMETER	SYMBOL	TEST CONDITION	$V_{CC}$	$T_a=25^\circ\text{C}$		$T_a=-40 \sim 85^\circ\text{C}$		UNIT
				TYP.	LIMIT	LIMIT		
Minimum Pulse Width (GL)	$t_{WL}$		4.5	-	10	13		ns
			5.5	-	9	11		
Minimum Set-up Time (A, B, C-GL)	$t_s$		4.5	-	10	13		ns
			5.5	-	9	11		
Minimum Hold Time (A, B, C-GL)	$t_h$		4.5	-	5	5		
			5.5	-	5	5		

### AC ELECTRICAL CHARACTERISTICS ( $C_L=15\text{pF}$ , $V_{CC}=5\text{V}$ , $T_a=25^\circ\text{C}$ , Input $t_r=t_f=6\text{ns}$ )

PARAMETER	SYMBOL	TEST CONDITION	$V_{CC}$	MIN.	TYP.	MAX.	UNIT
				-	-	-	
Output Transition Time	$t_{TLH}$		4.5	-	6	12	ns
			5.5	-			
Propagation Delay Time (G1- $\bar{Y}$ )	$t_{PLH}$		4.5	-	15	23	ns
			5.5	-			
Propagation Delay Time (G2- $\bar{Y}$ )	$t_{PHL}$		4.5	-	15	23	ns
			5.5	-			
Propagation Delay Time (GL- $\bar{Y}$ )	$t_{PLI}$		4.5	-	22	32	ns
			5.5	-			
Propagation Delay Time (A, B, C- $\bar{Y}$ )	$t_{PLH}$		4.5	-	21	32	ns
			5.5	-			

### AC ELECTRICAL CHARACTERISTICS ( $C_L=50\text{pF}$ , Input $t_r=t_f=6\text{ns}$ )


PARAMETER	SYMBOL	TEST CONDITION	$V_{CC}$	$T_a=25^\circ\text{C}$			$T_a=-40 \sim 85^\circ\text{C}$		UNIT
				MIN.	TYP.	MAX.	MIN.	MAX.	
Output Transition Time	$t_{TLH}$		4.5	-	8	15	-	19	ns
			5.5	-	7	13	-	16	
Propagation Delay Time (G1- $\bar{Y}$ )	$t_{PLH}$		4.5	-	18	27	-	34	ns
			5.5	-	16	24	-	31	
Propagation Delay Time (G2- $\bar{Y}$ )	$t_{PHL}$		4.5	-	19	29	-	36	ns
			5.5	-	17	26	-	33	
Propagation Delay Time (GL- $\bar{Y}$ )	$t_{PLI}$		4.5	-	26	38	-	48	ns
			5.5	-	20	34	-	43	
Propagation Delay Time (A, B, C- $\bar{Y}$ )	$t_{PLH}$		4.5	-	25	38	-	48	ns
			5.5	-	23	34	-	43	
Input Capacitance	$C_{IN}$			-	5	10	-	10	pF
Power Dissipation Capacitance	$C_{PD(1)}$			-	56	-	-	-	

Note (1)  $C_{PD}$  is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

$$I_{CC(\text{avg})} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}$$

TYPICAL APPLICATION



6 Line to 64 Line Decoder with Input Address Storage