

T-46-07-09



## DM74AS175A Quad D Flip-Flop with Clear

### General Description


These positive-edge-triggered flip-flops utilize TTL circuitry to implement D-type flip-flop logic. This device has an asynchronous clear input.

Information at the D inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock input is at either a high or low level, the D input signal has no effect at the output.

### Features

- Advanced Oxide-Isolated Ion-Implanted Schottky TTL process
- Pin and Functional compatible with LS and Schottky family counterpart
- Switching performance guaranteed over full temperature and V<sub>CC</sub> supply range

### Connection Diagram



TL/F/8656-1

Order Number DM74AS175AN  
See NS Package Number N16A\*

### Function Table

Inputs			Outputs	
CLEAR	Clock	D	Q	$\bar{Q}$
L	X	X	L	H
H	↑	H	H	L
H	↑	L	L	H
H	L	X	$Q_0$	$\bar{Q}_0$

H = High Logic State

L = Low Logic State

 $Q_0$  = The level of Q before the indicated steady-state input conditions were established.

↑ = Transition from Low Logic Level to High Logic Level

\*Contact your local NSC representative about surface mount (M) package availability.

T-46-07-09

175A

**Absolute Maximum Ratings**

Supply Voltage	7V
Input Voltage	7V
Operating Free Air Temp. Range	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical $\theta_{JA}$ N Package	67.5°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

**Recommended Operating Conditions**

Symbol	Parameter		Min	Nom	Max	Units
V <sub>CC</sub>	Supply Voltage		4.5	5	5.5	V
V <sub>IH</sub>	High Level Input Voltage		2			V
V <sub>IL</sub>	Low Level Input Voltage				0.8	V
I <sub>OH</sub>	High Level Output Current				-2	mA
I <sub>OL</sub>	Low Level Output Current				20	mA
f <sub>CLOCK</sub>	Clock Frequency		0		100	MHz
t <sub>W</sub>	Pulse Width	Clock High	4			ns
		Clock Low	5			
		Clear	5			
t <sub>Setup</sub>	Setup Time	Data	3			ns
		CLEAR Inactive	6			
t <sub>HOLD</sub>	Data Input Hold Time		1			ns
T <sub>A</sub>	Operating Free Air Temperature Range		0		70	°C

**Electrical Characteristics** (over recommended operating free air temperature range)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
V <sub>IK</sub>	Input Clamp Voltage	V <sub>CC</sub> = 4.5V, I <sub>I</sub> = -18 mA			-1.2	V
V <sub>OH</sub>	High Level Output Voltage	I <sub>OH</sub> = Max, V <sub>CC</sub> = 4.5V to 5.5V	V <sub>CC</sub> - 2			V
V <sub>OL</sub>	Low Level Output Voltage	V <sub>CC</sub> = 4.5V, I <sub>OL</sub> = Max, V <sub>IH</sub> = 2V		0.35	0.5	V
I <sub>I</sub>	Input Current at Maximum Input Voltage	V <sub>CC</sub> = 5.5V, V <sub>I</sub> = 7V			100	μA
I <sub>IH</sub>	High Level Input Current	V <sub>CC</sub> = 5.5V, V <sub>I</sub> = 2.7V			20	μA
I <sub>IL</sub>	Low Level Input Current	V <sub>CC</sub> = 5.5V, V <sub>I</sub> = 0.4V			-500	μA
I <sub>O</sub>	Output Drive Current	V <sub>CC</sub> = 5.5V, V <sub>O</sub> = 2.25V	-30		-112	mA
I <sub>CC</sub>	Supply Current	V <sub>CC</sub> = 5.5V (Note 1)		22.5	34	mA

Note 1: I<sub>CC</sub> is measured with D inputs and CLEAR grounded, and clock at 4.5V.

**Switching Characteristics** over recommended operating free air temperature range (Note 2)


Symbol	Parameter	From (Input)	To (Output)	Conditions	Min	Max	Units
f <sub>MAX</sub>	Maximum Clock Frequency				100		MHz
t <sub>PLH</sub>	Propagation Delay Time Low to High Level Output	CLEAR	Q̄	V <sub>CC</sub> = 4.5V to 5.5V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 500Ω, T <sub>A</sub> = Min to Max	4	9	ns
t <sub>PHL</sub>	Propagation Delay Time High to Low Level Output	CLEAR	Q		4.5	13	ns
t <sub>PLH</sub>	Propagation Delay Time Low to High Level Output	Clock	Q or Q̄		4	7.5	ns
t <sub>PHL</sub>	Propagation Delay Time High to Low Level Output	Clock	Q or Q̄		4	10	ns

Note 2: See Section 1 for test waveforms and output load.



## Logic Diagram

T-46-07-09



TL/F/8858-2