



March 1995
Revised April 1999

74LCX16500

Low Voltage 18-Bit Universal Bus Transceivers with 5V Tolerant Inputs and Outputs

General Description

These 18-bit universal bus transceivers combine D-type latches and D-type flip-flops to allow data flow in transparent, latched, and clocked modes.

Data flow in each direction is controlled by output-enable (OEAB and OEBA), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs.

The LCX16500 is designed for low voltage (2.5V or 3.3V) V_{CC} applications with the capability of interfacing to a 5V signal environment.

The LCX16500 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining CMOS low power.

Features


- 5V tolerant inputs and outputs
- 2.3V–3.6V V_{CC} specifications provided
- 6.0 ns t_{PD} max ($V_{CC} = 3.3V$), 20 μA I_{CC} max
- Power down high impedance inputs and outputs
- Supports live insertion/withdrawal (Note 1)
- ± 24 mA output drive ($V_{CC} = 3.0V$)
- Implements patented noise/EMI reduction circuitry
- Latch-up performance exceeds 500 mA
- ESD performance:
 Human body model > 2000V
 Machine model > 200V

Note 1: To ensure the high-impedance state during power up or down, \overline{OE} should be tied to V_{CC} and OE tied to GND through a resistor. The minimum value of the resistor is determined by the current-sourcing capability of the driver.

Ordering Code:

Order Number	Package Number	Package Description
74LCX16500MEA	MS56A	56-Lead Shrink Small Outline Package (SSOP), JEDEC MO-118, 0.300" Wide
74LCX16500MTD	MTD56	56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Devices also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

Connection Diagram**Truth Table (Note 2)**

OEAB	LEAB	CLKAB	Inputs		Output
			A _n	B _n	
L	X	X	X	Z	
H	H	X	L	L	
H	H	X	H	H	
H	L	↓	L	L	
H	L	↓	H	H	
H	L	H	X	B ₀ (Note 3)	
H	L	L	X	B ₀ (Note 4)	

Note 2: A-to-B data flow is shown. B-to-A flow is similar but uses \overline{OEBA} and \overline{CLKBA} .

Note 3: Output level before the indicated steady-state input conditions were established.


Note 4: Output level before the indicated steady-state input conditions were established provided that \overline{CLKAB} was LOW before LEAB went LOW.

Functional Description

For A-to-B data flow, the LCX16500 operates in the transparent mode when LEAB is HIGH. When LEAB is LOW, the A data is latched if CLKAB is held at a HIGH or LOW logic level. If LEAB is LOW, the A bus data is stored in the latch/flip-flop on the HIGH-to-LOW transition of CLKAB. Output-enable OEAB is active-HIGH. When OEAB is

HIGH, the outputs are active. When OEAB is LOW, the outputs are in the high impedance state.

Data flow for B to A is similar to that of A to B but uses \overline{OEBA} , LEBA, and \overline{CLKBA} . The output enables are complementary (OEAB is active HIGH and \overline{OEBA} is active LOW).

Logic Diagram

Absolute Maximum Ratings (Note 5)

Symbol	Parameter	Value	Conditions	Units
V_{CC}	Supply Voltage	-0.5 to +7.0		V
V_I	DC Input Voltage	-0.5 to +7.0		V
V_O	DC Output Voltage	-0.5 to +7.0 -0.5 to $V_{CC} + 0.5$	Output in 3-STATE Output in HIGH or LOW State (Note 6)	V
I_{IK}	DC Input Diode Current	-50	$V_I < GND$	mA
I_{OK}	DC Output Diode Current	-50 +50	$V_O < GND$ $V_O > V_{CC}$	mA
I_O	DC Output Source/Sink Current	± 50		mA
I_{CC}	DC Supply Current per Supply Pin	± 100		mA
I_{GND}	DC Ground Current per Ground Pin	± 100		mA
T_{STG}	Storage Temperature	-65 to +150		°C

Recommended Operating Conditions (Note 7)

Symbol	Parameter	Min	Max	Units
V_{CC}	Supply Voltage	2.0	3.6	V
	Operating Data Retention	1.5	3.6	
V_I	Input Voltage	0	5.5	V
V_O	Output Voltage	0 3-STATE	V_{CC} 5.5	V
I_{OH}/I_{OL}	Output Current	$V_{CC} = 3.0V - 3.6V$ $V_{CC} = 2.7V - 3.0V$ $V_{CC} = 2.3V - 2.7V$	± 24 ± 12 ± 8	mA
T_A	Free-Air Operating Temperature	-40	85	°C
$\Delta t/\Delta V$	Input Edge Rate, $V_{IN} = 0.8V - 2.0V$, $V_{CC} = 3.0V$	0	10	ns/V

Note 5: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 6: I_O Absolute Maximum Rating must be observed.

Note 7: Unused (inputs or I/O's) must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

Symbol	Parameter	Conditions	V_{CC} (V)	$T_A = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}$		Units
				Min	Max	
V_{IH}	HIGH Level Input Voltage		2.3 - 2.7	1.7		V
			2.7 - 3.6	2.0		
V_{IL}	LOW Level Input Voltage		2.3 - 2.7		0.7	V
			2.7 - 3.6		0.8	
V_{OH}	HIGH Level Output Voltage	$I_{OH} = -100 \mu\text{A}$	2.3 - 3.6	$V_{CC} - 0.2$		V
		$I_{OH} = -8 \text{ mA}$	2.3	1.8		
		$I_{OH} = -12 \text{ mA}$	2.7	2.2		
		$I_{OH} = -18 \text{ mA}$	3.0	2.4		
		$I_{OH} = -24 \text{ mA}$	3.0	2.2		
V_{OL}	LOW Level Output Voltage	$I_{OL} = 100 \mu\text{A}$	2.3 - 3.6		0.2	V
		$I_{OL} = 8 \text{ mA}$	2.3		0.6	
		$I_{OL} = 12 \text{ mA}$	2.7		0.4	
		$I_{OL} = 16 \text{ mA}$	3.0		0.4	
		$I_{OL} = 24 \text{ mA}$	3.0		0.55	
I_I	Input Leakage Current	$0 \leq V_I \leq 5.5\text{V}$	2.3 - 3.6		± 5.0	μA
I_{OZ}	3-STATE I/O Leakage	$0 \leq V_O \leq 5.5\text{V}$ $V_I = V_{IH} \text{ or } V_{IL}$	2.3 - 3.6		± 5.0	μA
I_{OFF}	Power-Off Leakage Current	$V_I \text{ or } V_O = 5.5\text{V}$	0		10	μA

DC Electrical Characteristics (Continued)

Symbol	Parameter	Conditions	V_{CC} (V)	$T_A = -40^\circ C$ to $+85^\circ C$		Units
				Min	Max	
I_{CC}	Quiescent Supply Current	$V_I = V_{CC}$ or GND	2.3 – 3.6		20	μA
		$3.6V \leq V_I, V_O \leq 5.5V$ (Note 8)	2.3 – 3.6		± 20	
ΔI_{CC}	Increase in I_{CC} per Input	$V_{IH} = V_{CC} - 0.6V$	2.3 – 3.6		500	μA

Note 8: Outputs disabled or 3-STATE only

AC Electrical Characteristics

Symbol	Parameter	$T_A = -40^\circ C$ to $+85^\circ C, R_L = 500 \Omega$						Units	
		$V_{CC} = 3.3V \pm 0.3V$		$V_{CC} = 2.7V$		$V_{CC} = 2.5V \pm 0.2V$			
		$C_L = 50 pF$		$C_L = 50 pF$		$C_L = 30 pF$			
		Min	Max	Min	Max	Min	Max		
t_{MAX}	Maximum Clock Frequency	170						MHz	
t_{PHL}	Propagation Delay Bus to Bus	1.5	6.0	1.5	7.0	1.5	7.2	ns	
t_{PLH}	Propagation Delay Clock to Bus	1.5	6.7	1.5	8.0	1.5	8.4	ns	
t_{PLH}	Propagation Delay LE to Bus	1.5	7.0	1.5	8.0	1.5	8.4	ns	
t_{PZL}	Output Enable Time	1.5	7.2	1.5	8.2	1.5	9.4	ns	
t_{PZH}		1.5	7.2	1.5	8.2	1.5	9.4	ns	
t_{PLZ}	Output Disable Time	1.5	7.0	1.5	8.0	1.5	8.4	ns	
t_{PHZ}		1.5	7.0	1.5	8.0	1.5	8.4	ns	
t_S	Setup Time	2.5		2.5		3.0		ns	
t_H	Hold Time	1.5		1.5		2.0		ns	
t_W	Pulse Width	3.0		3.0		3.5		ns	
t_{OSHL}	Output to Output Skew (Note 9)		1.0					ns	
t_{OSLH}			1.0						

Note 9: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}).

Dynamic Switching Characteristics

Symbol	Parameter	Conditions	V_{CC} (V)	$T_A = 25^\circ C$		Units
				Typical		
V_{OLP}	Quiet Output Dynamic Peak V_{OL}	$C_L = 50 pF, V_{IH} = 3.3V, V_{IL} = 0V$	3.3	0.8		V
		$C_L = 30 pF, V_{IH} = 2.5V, V_{IL} = 0V$	2.5	0.6		
V_{OLV}	Quiet Output Dynamic Valley V_{OL}	$C_L = 50 pF, V_{IH} = 3.3V, V_{IL} = 0V$	3.3	-0.8		V
		$C_L = 30 pF, V_{IH} = 2.5V, V_{IL} = 0V$	2.5	-0.6		

Capacitance

Symbol	Parameter	Conditions	Typical	Units
C_{IN}	Input Capacitance	$V_{CC} = \text{Open}, V_I = 0V$ or V_{CC}	7	pF
$C_{I/O}$	Input/Output Capacitance	$V_{CC} = 3.3V, V_I = 0V$ or V_{CC}	8	pF
C_{PD}	Power Dissipation Capacitance	$V_{CC} = 3.3V, V_I = 0V$ or $V_{CC}, f = 10 MHz$	20	pF

AC LOADING and WAVEFORMS Generic for LCX Family






FIGURE 1. AC Test Circuit (C_L includes probe and jig capacitance)


Test	Switch
t_{PLH}, t_{PHL}	Open
t_{PZL}, t_{PLZ}	6V at $V_{CC} = 3.3 \pm 0.3$ V $V_{CC} \times 2$ at $V_{CC} = 2.5 \pm 0.2$ V
t_{PZH}, t_{PHZ}	GND




Waveform for Inverting and Non-Inverting Functions




3-STATE Output High Enable and Disable Times for Logic



Propagation Delay, Pulse Width and t_{rec} Waveforms



Setup Time, Hold Time and Recovery Time for Logic



3-STATE Output Low Enable and Disable Times for Logic





FIGURE 2. Waveforms
(Input Characteristics; $f = 1\text{MHz}$, $t_R = t_F = 3\text{ns}$)


Symbol	V_{CC}		
	$3.3V \pm 0.3V$	$2.7V$	$2.5V \pm 0.2V$
V_{mi}	1.5V	1.5V	$V_{CC}/2$
V_{mo}	1.5V	1.5V	$V_{CC}/2$
V_x	$V_{OL} + 0.3V$	$V_{OL} + 0.3V$	$V_{OL} + 0.15V$
V_y	$V_{OH} - 0.3V$	$V_{OH} - 0.3V$	$V_{OH} - 0.15V$

74LCX16500

Schematic Diagram Generic for LCX Family




Physical Dimensions inches (millimeters) unless otherwise noted





56-Lead Shrink Small Outline Package (SSOP), JEDEC MO-118, 0.300" Wide
Package Number MS56A

74LCX16500 Low Voltage 18-Bit Universal Bus Transceivers with 5V Tolerant Inputs and Outputs

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



LAND PATTERN RECOMMENDATION



DETAIL A
TYPICAL

VT056 (REV. B)

**56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
Package Number MTD56**

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com