

SN54ALS573C, SN54AS573A, SN74ALS573C, SN74AS573A OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

SDAS048D – DECEMBER 1989 – REVISED JANUARY 1995

- 3-State Buffer-Type Outputs Drive Bus Lines Directly
- Bus-Structured Pinout
- True Logic Outputs
- Package Options Include Plastic Small-Outline (DW) Packages, Ceramic Chip Carriers (FK), Standard Plastic (N) and Ceramic (J) 300-mil DIPs, and Ceramic Flat (W) Packages

description

These octal D-type transparent latches feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.


While the latch-enable (LE) input is high, outputs (Q) respond to the data (D) inputs. When LE is low, the outputs are latched to retain the data that was set up.

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without interface or pullup components.


\overline{OE} does not affect internal operation of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN54ALS573C and SN54AS573A are characterized for operation over the full military temperature range of -55°C to 125°C . The SN74ALS573C and SN74AS573A are characterized for operation from 0°C to 70°C .

**SN54ALS573C, SN54AS573A . . . J OR W PACKAGE
SN74ALS573C, SN74AS573A . . . DW OR N PACKAGE
(TOP VIEW)**



**SN54ALS573C, SN54AS573A . . . FK PACKAGE
(TOP VIEW)**




**FUNCTION TABLE
(each latch)**

INPUTS			OUTPUT Q
\overline{OE}	LE	D	
L	H	H	H
L	H	L	L
L	L	X	Q_0
H	X	X	Z


SN54ALS573C, SN54AS573A, SN74ALS573C, SN74AS573A OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

SDAS048D – DECEMBER 1989 – REVISED JANUARY 1995

logic symbol†



logic diagram (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage, V _{CC}	7 V
Input voltage, V _I	7 V
Voltage applied to a disabled 3-state output	5.5 V
Operating free-air temperature range, T _A :	SN54ALS573C	-55°C to 125°C
	SN74ALS573C	0°C to 70°C
Storage temperature range	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

		SN54ALS573C			SN74ALS573C			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V _{CC}	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V _{IH}	High-level input voltage	2			2			V
V _{IL}	Low-level input voltage			0.7			0.8	V
I _{OH}	High-level output current			-1			-2.6	mA
I _{OL}	Low-level output current			12			24	mA
t _w	Pulse duration, LE high	25			10			ns
t _{su}	Setup time, data before LE↓	10			10			ns
t _h	Hold time, data after LE↓	7			7			ns
T _A	Operating free-air temperature	-55		125	0		70	°C

SN54ALS573C, SN54AS573A, SN74ALS573C, SN74AS573A
OCTAL D-TYPE TRANSPARENT LATCHES
WITH 3-STATE OUTPUTS

SDAS048D – DECEMBER 1989 – REVISED JANUARY 1995

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54ALS573C			SN74ALS573C			UNIT
		MIN	TYP†	MAX	MIN	TYP†	MAX	
V _{IK}	V _{CC} = 4.5 V, I _I = -18 mA			-1.2			-1.2	V
V _{OH}	V _{CC} = 4.5 V to 5.5 V, I _{OH} = -0.4 mA		V _{CC} - 2		V _{CC} - 2			V
	V _{CC} = 4.5 V	I _{OH} = -1 mA	2.4	3.3			2.4	
V _{OL}	V _{CC} = 4.5 V	I _{OL} = 12 mA		0.25	0.4	0.25	0.4	V
		I _{OL} = 24 mA				0.35	0.5	
I _{OZH}	V _{CC} = 5.5 V, V _O = 2.7 V			20		20		µA
I _{OZL}	V _{CC} = 5.5 V, V _O = 0.4 V			-20		-20		µA
I _I	V _{CC} = 5.5 V, V _I = 7 V			0.1		0.1		mA
I _{IH}	V _{CC} = 5.5 V, V _I = 2.7 V			20		20		µA
I _{IL}	V _{CC} = 5.5 V, V _I = 0.4 V			-0.13		-0.1		mA
I _{O‡}	V _{CC} = 5.5 V, V _O = 2.25 V		-20	-112	-30	-112		mA
I _{CC}	V _{CC} = 5.5 V	Outputs high		10	17	10	17	mA
		Outputs low		15	24	15	24	
		Outputs disabled		16	27	16	27	

† All typical values are at V_{CC} = 5 V, T_A = 25°C.

‡ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I_{OS}.

switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R ₁ = 500 Ω, R ₂ = 500 Ω, T _A = MIN to MAX§				UNIT	
			SN54ALS573C		SN74ALS573C			
			MIN	MAX	MIN	MAX		
t _{PLH}	D	Q	2	20	2	14	ns	
			2	17	2	14		
t _{PHL}	LE	Q	8	33	6	20	ns	
			8	24	6	19		
t _{PZH}	\overline{OE}	Q	4	28	3	18	ns	
			4	21	4	18		
t _{PZL}	\overline{OE}	Q	2	20	1	10	ns	
			3	26	1	15		

§ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

SN54ALS573C, SN54AS573A, SN74ALS573C, SN74AS573A OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

SDAS048D – DECEMBER 1989 – REVISED JANUARY 1995

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

		SN54AS573A			SN74AS573A			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V _{CC}	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V _{IH}	High-level input voltage		2		2			V
V _{IL}	Low-level input voltage			0.8			0.8	V
I _{OH}	High-level output current			-12			-15	mA
I _{OL}	Low-level output current			32			48	mA
t _w *	Pulse duration, LE high		5.5		4.5			ns
t _{su} *	Setup time, data before LE↓		2		2			ns
t _h *	Hold time, data after LE↓		3		3			ns
T _A	Operating free-air temperature	-55		125	0		70	°C

* On products compliant to MIL-STD-883, Class B, this parameter is based on characterization data but is not production tested.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54AS573A			SN74AS573A			UNIT
		MIN	TYP‡	MAX	MIN	TYP‡	MAX	
V _{IK}	V _{CC} = 4.5 V, I _I = -18 mA			-1.2			-1.2	V
V _{OH}	V _{CC} = 4.5 V to 5.5 V, I _{OH} = -2 mA		V _{CC} - 2		V _{CC} - 2			V
	V _{CC} = 4.5 V	I _{OH} = -12 mA	2.4	3.2				
		I _{OH} = -15 mA			2.4	3.3		
V _{OL}	V _{CC} = 4.5 V	I _{OL} = 32 mA	0.28	0.5				V
		I _{OL} = 48 mA			0.33	0.5		
I _{OZH}	V _{CC} = 5.5 V, V _O = 2.7 V		50		50		50	µA
I _{OZL}	V _{CC} = 5.5 V, V _O = 0.4 V		-50		-50		-50	µA
I _I	V _{CC} = 5.5 V, V _I = 7 V		0.1		0.1		0.1	mA
I _{IH}	V _{CC} = 5.5 V, V _I = 2.7 V		20		20		20	µA
I _{IL}	V _{CC} = 5.5 V, V _I = 0.4 V		-0.1		-0.5		-0.5	mA
I _O §	V _{CC} = 5.5 V, V _O = 2.25 V	-30	-112	-30	-112	-30	-112	mA
I _{CC}	V _{CC} = 5.5 V	Outputs high	56	93	56	93		mA
		Outputs low	55	90	55	90		
		Outputs disabled	65	106	65	106		

[‡]All typical values are at $V_{CC} = 5$ V, $T_A = 25^\circ\text{C}$.

§ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I_{OS} .

SN54ALS573C, SN54AS573A, SN74ALS573C, SN74AS573A
OCTAL D-TYPE TRANSPARENT LATCHES
WITH 3-STATE OUTPUTS

SDAS048D – DECEMBER 1989 – REVISED JANUARY 1995

switching characteristics (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 4.5\text{ V to }5.5\text{ V},$ $C_L = 50\text{ pF},$ $R1 = 500\text{ }\Omega,$ $R2 = 500\text{ }\Omega,$ $T_A = \text{MIN to MAX}^\dagger$				UNIT	
			SN54AS573A		SN74AS573A			
			MIN	MAX	MIN	MAX		
t_{PLH}	D	Q	3	11	3	8	ns	
t_{PHL}			3	8	3	7		
t_{PLH}	LE	Q	6	16.5	6	13	ns	
t_{PHL}			4	9	4	7.5		
t_{PZH}	\overline{OE}	Q	2	8	2	6.5	ns	
t_{PZL}			4	11	4	9.5		
t_{PHZ}	\overline{OE}	Q	2	8	2	6.5	ns	
t_{PLZ}			2	8	2	7		

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

**SN54ALS573C, SN54AS573A, SN74ALS573C, SN74AS573A
OCTAL D-TYPE TRANSPARENT LATCHES
WITH 3-STATE OUTPUTS**

SDAS048D – DECEMBER 1989 – REVISED JANUARY 1995

**PARAMETER MEASUREMENT INFORMATION
SERIES 54ALS/74ALS AND 54AS/74AS DEVICES**



- NOTES:
- C_L includes probe and jig capacitance.
 - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - When measuring propagation delay items of 3-state outputs, switch S1 is open.
 - All input pulses have the following characteristics: $PRR \leq 1 \text{ MHz}$, $t_r = t_f = 2 \text{ ns}$, duty cycle = 50%.
 - The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

PRODUCT FOLDER | PRODUCT INFO: [FEATURES](#) | [DESCRIPTION](#) | [DATASHEETS](#) | [PRICING/AVAILABILITY/PKG](#) |
[APPLICATION NOTES](#) | [RELATED DOCUMENTS](#)

PRODUCT SUPPORT: [TRAINING](#)

SN74ALS573C, Octal D-Type Transparent Latches With 3-State Outputs

DEVICE STATUS: ACTIVE

PARAMETER NAME	SN54ALS573C	SN74ALS573C
Voltage Nodes (V)	5	5
Vcc range (V)	4.5 to 5.5	4.5 to 5.5
Input Level	TTL	TTL
Output Level	TTL	TTL
Output Drive (mA)		-2.6/24
No. of Outputs	8	8
Static Current		20.5
th (ns)		7
tpd max (ns)		14
tsu (ns)		10
Logic	True	True

FEATURES

[Back to Top](#)

- 3-State Buffer-Type Outputs Drive Bus Lines Directly
- Bus-Structured Pinout
- True Logic Outputs
- Package Options Include Plastic Small-Outline (DW) Packages, Ceramic Chip Carriers (FK), Standard Plastic (N) and Ceramic (J) 300-mil DIPs, and Ceramic Flat (W) Packages

DESCRIPTION

[Back to Top](#)

These octal D-type transparent latches feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

While the latch-enable (LE) input is high, outputs (Q) respond to the data (D) inputs. When LE is low, the outputs are latched to retain the data that was set up.

OE A buffered output-enable (**OE**) input can be used to place the eight outputs in either a normal logic state (high or low) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without interface or pullup components.

OE does not affect internal operation of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN54ALS573C and SN54AS573A are characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ALS573C and SN74AS573A are characterized for operation from 0°C to 70°C.

TECHNICAL DOCUMENTS[▲ Back to Top](#)To view the following documents, [Acrobat Reader 4.0](#) is required.

To download a document to your hard drive, right-click on the link and choose 'Save'.

DATASHEET[▲ Back to Top](#)Full datasheet in Acrobat PDF: [sn74als573c.pdf](#) (109 KB, Rev.D) (Updated: 01/01/1995)**APPLICATION NOTES**[▲ Back to Top](#)View Application Notes for [Digital Logic](#)

- [Advanced Schottky \(ALS and AS\) Logic Families](#) (SDAA010 - Updated: 08/01/1995)
- [Bus-Interface Devices With Output-Damping Resistors Or Reduced-Drive Outputs \(Rev. A\)](#) (SCBA012A - Updated: 08/01/1997)
- [Designing With Logic \(Rev. C\)](#) (SDYA009C - Updated: 06/01/1997)
- [Evaluation of Nickel/Palladium/Gold-Finished Surface-Mount Integrated Circuits](#) (SZZA026 - Updated: 06/20/2001)
- [Input and Output Characteristics of Digital Integrated Circuits](#) (SDYA010 - Updated: 10/01/1996)
- [Live Insertion](#) (SDYA012 - Updated: 10/01/1996)

RELATED DOCUMENTS[▲ Back to Top](#)View Related Documentation for [Digital Logic](#)

- [Logic Reference Guide](#) (SCYB004, 1032 KB - Updated: 10/23/2001)
- [Logic Selection Guide Second Half 2002 \(Rev. R\)](#) (SDYU001R, 4274 KB - Updated: 07/19/2002)
- [Military Semiconductors Selection Guide 2002 \(Rev. B\)](#) (SGYC003B, 1648 KB - Updated: 04/22/2002)

PRICING/AVAILABILITY/PKG[▲ Back to Top](#)**DEVICE INFORMATION**

<u>ORDERABLE DEVICE</u>	<u>STATUS</u>	<u>PACKAGE TYPE PINS</u>	<u>TEMP (°C)</u>	<u>PRODUCT CONTENT</u>	<u>BUDGETARY PRICING</u> QTY \$US	<u>STD PACK QTY</u>
SN74ALS573CDBLE	OBsolete	SSOP (DB) 20	0 TO 70	View Contents	1KU	
SN74ALS573CDBR	ACTIVE	SSOP (DB) 20	0 TO 70	View Contents	1KU 0.55	2000
SN74ALS573CDW	ACTIVE	SOP (DW) 20	0 TO 70	View Contents	1KU 0.55	25
SN74ALS573CDWR	ACTIVE	SOP (DW) 20	0 TO 70	View Contents	1KU 0.57	2000
SN74ALS573CN	ACTIVE	PDIP (N) 20	0 TO 70	View Contents	1KU 0.55	20

**TI INVENTORY STATUS
AS OF 3:00 PM GMT, 26 Sep 2002**

<u>IN STOCK</u>	<u>IN PROGRESS QTY DATE</u>	<u>LEAD TIME</u>
N/A*		Not Available
N/A*	4000 03 Oct	5 WKS
1938	637 30 Sep	5 WKS
	1000 03 Oct	
4000	>10k 15 Oct	5 WKS
20	77 25 Sep	5 WKS
	2020 03 Oct	

**REPORTED DISTRIBUTOR INVENTORY
AS OF 3:00 PM GMT, 26 Sep 2002**

<u>DISTRIBUTOR COMPANY REGION</u>	<u>IN STOCK</u>	<u>PURCHASE</u>
Avnet AMERICA	>1k	BUY NOW
DigiKey AMERICA	481	BUY NOW
Avnet AMERICA	>1k	BUY NOW
DigiKey AMERICA	>1k	BUY NOW
Avnet AMERICA	>1k	BUY NOW
DigiKey AMERICA	>1k	BUY NOW

SN74ALS573CN3	OBsolete	PDIP (N)	20	0 TO 70	View Contents	1KU			N/A*		Not Available	
SN74ALS573CNSR	ACTIVE	SOP (NS)	20		View Contents	1KU		0.55	2000	N/A*	1797 23 Sep	5 WKS
										1467 26 Sep		
										736 02 Oct		
										4000 14 Oct		

Table Data Updated on: 9/26/2002

[Products](#) | [Applications](#) | [Support](#) | [TI&ME](#)



© Copyright 1995-2002 Texas Instruments Incorporated. All rights reserved.
[Trademarks](#) | [Privacy Policy](#) | [Terms of Use](#)