SN54LV573A. SN74LV573A OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCLS411B - APRIL 1998 - REVISED SEPTEMBER 1998


- **EPIC** ™ (Enhanced-Performance Implanted **CMOS) Process**
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at V_{CC} = 3.3 V , T_A = 25°C
- Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at V_{CC} = 3.3 V , T_A = 25°C
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- **ESD Protection Exceeds 2000 V Per** MIL-STD-883. Method 3015: Exceeds 200 V Using Machine Model (C = 200 pF. R = 0)
- **Package Options Include Plastic** Small-Outline (DW, NS), Shrink Small-Outline (DB), Thin Very Small-Outline (DGV), and Thin Shrink Small-Outline (PW) Packages, Ceramic Flat (W) Packages, Chip Carriers (FK), and DIPs (J)

description


The 'LV573A devices are octal transparent D-type latches designed for 2-V to 5.5-V V_{CC} operation.

These devices feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. This device is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

SN54LV573A . . . J OR W PACKAGE SN74LV573A ... DB, DGV, DW, NS, OR PW PACKAGE (TOP VIEW)



SN54LV573A . . . FK PACKAGE (TOP VIEW)



While the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the logic levels set up at the D inputs.

A buffered output-enable (OE) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

OE does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54LV573A is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74LV573A is characterized for operation from -40°C to 85°C.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated

FUNCTION TABLE (each latch)


	INPUTS		ОИТРИТ
Œ	LE	Q	
L	Н	Н	Н
L	Н	L	L
L	L	Χ	Q ₀
Н	Χ	Χ	Z

logic symbol†



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



SN54LV573A, SN74LV573A OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCLS411B - APRIL 1998 - REVISED SEPTEMBER 1998

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}		–0.5 V to 7 V
Input voltage range, V _I (see Note 1)		0.5 V to 7 V
Output voltage range applied in the high or low	state, VO (see Notes 1 and 2)	0.5 V to V _{CC} + 0.5 V
Output voltage range applied in high-impedanc	e or power-off state, VO (see Note 1)	–0.5 V to 7 V
Input clamp current, $I_{ K }(V_{ } < 0)$		–20 mA
Output clamp current, IOK (VO < 0 or VO > VCO	c)	±50 mA
Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$	- 	±35 mA
Continuous current through V _{CC} or GND		±70 mA
Package thermal impedance, θ_{JA} (see Note 3):	: DB package	115°C/W
	DGV package	146°C/W
	DW package	97°C/W
	NS package	100°C/W
	PW package	128°C/W
Storage temperature range, T _{stg}		–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
 - 2. This value is limited to 7 V maximum.
 - 3. The package thermal impedance is calculated in accordance with JESD 51.



SN54LV573A, SN74LV573A OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCLS411B - APRIL 1998 - REVISED SEPTEMBER 1998

recommended operating conditions (see Note 4)

			SN54L	V573A	SN74L	.V573A	UNIT
			MIN	MAX	MIN	MAX	UNIT
Vcc	Supply voltage		2	5.5	2	5.5	٧
		V _{CC} = 2 V	1.5		1.5		
	High lavel innut valence	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	V _{CC} ×0.7		V _{CC} ×0.7		v
VIH	High-level input voltage	V _{CC} = 3 V to 3.6 V	V _{CC} ×0.7		V _{CC} ×0.7		v
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	V _{CC} ×0.7		V _{CC} ×0.7		
		V _{CC} = 2 V		0.5		0.5	
\ \v	l ll i d	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		V _{CC} × 0.3		$V_{CC} \times 0.3$	v
VIL	Low-level input voltage	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$		V _{CC} × 0.3		V _{CC} ×0.3	v
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		V _{CC} × 0.3		V _{CC} ×0.3	
VI	Input voltage	•	0	5 .5	0	5.5	٧
V -	Outrot veltere	High or low state	0	Vcc	0	Vcc	V
۷o	Output voltage	3-state	0	5.5	0	5.5	v
		V _{CC} = 2 V	1 2	- 50		– 50	μΑ
	High lavel autout augest	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		-2		- 2	
ЮН	High-level output current	V _{CC} = 3 V to 3.6 V	J. J.	-8		-8	mA
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	4	-16		-16	
		V _{CC} = 2 V		50		50	μΑ
	I are larged and are a summand	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		2		2	
lOL	Low-level output current	V _{CC} = 3 V to 3.6 V		8		8	mA
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		16		16	
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	0	200	0	200	
Δt/Δv	Input transition rise or fall rate	V _{CC} = 3 V to 3.6 V	0	100	0	100	ns/V
		V _{CC} = 4.5 V to 5.5 V	0	20	0	20	
TA	Operating free-air temperature	<u>. </u>	-55	125	-4 0	85	°C

NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		SN54LV573A	SN74LV573A	UNIT
PARAMETER	TEST CONDITIONS	Vcc	MIN TYP MAX	MIN TYP MAX	UNIT
	I _{OH} = -50 μA	2 V to 5.5 V	V _{CC} -0.1	V _{CC} -0.1	
Vari	I _{OH} = -2 mA	2.3 V	2	2	v
Voн	I _{OH} = -8 mA	3 V	2.48	2.48	V
	I _{OH} = −16 mA	4.5 V	3.8	3.8	
	I _{OL} = 50 μA	2 V to 5.5 V	0.1	0.1	
Vol	I _{OL} = 2 mA	2.3 V	0.4	0.4	v
VoL	I _{OL} = 8 mA	3 V	0.44	0.44	V
	I _{OL} = 16 mA	4.5 V	0.44 0.55	0.55	
lį	V _I = V _{CC} or GND	5.5 V	±1	±1	μΑ
loz	V _O = V _{CC} or GND	5.5 V	±5	±5	μΑ
lcc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V	20	20	μΑ
l _{off}	$V_{ }$ or $V_{ } = 0$ to 5.5 V	0 V	5	5	μΑ
Ci	V _I = V _{CC} or GND	3.3 V	1.8	1.8	pF

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



SCLS411B - APRIL 1998 - REVISED SEPTEMBER 1998

timing requirements over recommended operating free-air temperature range, V_{CC} = 2.5 V \pm 0.2 V (unless otherwise noted) (see Figure 1)

	PARAMETER			T _A = 25°C SN54I			N54LV573A SN74LV573A		
	FARAIVETER		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t _W	Pulse duration	LE high	6.5		6.5	37.0	6.5		ns
t _{su}	Setup time	Data before LE↓	5		1205.90		5		ns
th	Hold time	Data after LE↓	2		2		2		ns

timing requirements over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

	PARAMETER				SN54LV573A		SN74LV573A		UNIT
	FARAIVIETER		MIN	MAX	MIN	MAX	MIN	MAX	CIVIT
t _w	Pulse duration	LE high	5		5_	9.a	5		ns
t _{su}	Setup time	Data before LE↓	3.5		3.5		3.5		ns
th	Hold time	Data after LE↓	1.5		1.5		1.5		ns

timing requirements over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

	PARAMETER		$T_A = 2$	25°C	SN54LV573A		SN74LV573A		UNIT
	FARAMETER		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t _W	Pulse duration	LE high	5				5		ns
t _{su}	Setup time	Data before LE↓	3.5		3,5	X	3.5		ns
th	Hold time	Data after LE↓	1.5		1,5		1.5		ns

switching characteristics over recommended operating free-air temperature range, V_{CC} = 2.5 V \pm 0.2 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	LOAD	T	λ = 25°C	;	SN54L\	/573A	SN74L\	/573A	UNIT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
+ ,*	D	q			8.9	15.8	1	18	1	18	
^t pd*	LE	q	C _L = 15 pF		9.6	16.2	1	19	1	19	ns
^t en*	ŌE	Q	OL = 13 pi		9.3	16.2	1	19	1	19	115
^t dis [*]	<u>o</u>	Q			6.7	12.6	1 🦼	15	1	15	
t	D	σ			10.9	18.7	1	21	1	21	
t _{pd}	LE	Q			11.6	19.1	Š	23	1	23	
^t en	<u>OE</u>	Q	C _L = 50 pF		11.4	19	1	22	1	22	ns
^t dis	Œ	q			8.6	17.3	1	19	1	19	
t _{sk(o)} †						2				2	

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested.



[†]Skew between any two outputs of the same package switching in the same direction

SN54LV573A, SN74LV573A OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCLS411B - APRIL 1998 - REVISED SEPTEMBER 1998

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	LOAD	T	ղ = 25°C	;	SN54L	V573A	SN74L	/573A	UNIT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
+ ,*	D	q			6.2	11	1	13	1	13	
^t pd*	LE	Q	C _L = 15 pF		6.8	11.9	1	14	1	14	ns
t _{en} *	Œ	Q			6.6	11.5	1	13.5	1	13.5	115
^t dis [*]	<u>OE</u>	Q			4.9	11	1	13	1	13	
+ .	D	Q			7.7	14.5	1	ε.	1	16.5	
^t pd	LE	Q			8.2	15.4	S)	17.5	1	17.5	
t _{en}	Œ	Q	C _L = 50 pF		8	15	<i></i> 1	17	1	17	ns
[†] dis	Œ	Q			6.2	14.5	1	16.5	1	16.5	
t _{sk(o)} †						1.5				1.5	

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested.

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

				-	,						
PARAMETER	FROM	то	LOAD	T,	Δ = 25°C	;	SN54L	V573A	SN74L	√573A	UNIT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
+ ,*	D	Q			4.3	6.8	1	8	1	8	
^t pď*	LE	Q	C _L = 15 pF		4.7	7.7	1	,9	1	9	ns
^t en*	Œ	Q	OL = 13 pi		4.7	7.7	1	9	1	9	115
^t dis [*]	Œ	Q			3.5	7.7	1 ,	9	1	9	
+ .	D	Q			5.3	8.8	1		1	10	
^t pd	LE	Q			5.7	9.7	ैं।	11	1	11	
^t en	ŌĒ	Q	C _L = 50 pF		5.7	9.7	1	11	1	11	ns
^t dis	Œ	Q			4.2	9.7	1	11	1	11	
t _{sk(o)} †						1				1	

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested.

noise characteristics, $V_{CC} = 3.3 \text{ V}$, $C_L = 50 \text{ pF}$, $T_A = 25^{\circ}\text{C}$ (see Note 5)

	PARAMETER	SN	74LV573	Α	UNIT
	PARAMETER	MIN	TYP	MAX	UNIT
V _{OL(P)}	Quiet output, maximum dynamic V _{OL}		0.55	8.0	٧
V _{OL(V)}	Quiet output, minimum dynamic V _{OL}		-0.47	-0.8	٧
V _{OH(V)}	Quiet output, minimum dynamic V _{OH}		2.93		٧
V _{IH(D)}	High-level dynamic input voltage	2.31			٧
V _{IL(D)}	Low-level dynamic input voltage			0.99	٧

NOTE 5: Characteristics are for surface-mount packages only.



[†] Skew between any two outputs of the same package switching in the same direction


[†] Skew between any two outputs of the same package switching in the same direction

SN54LV573A, SN74LV573A OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS SCLS411B – APRIL 1998 – REVISED SEPTEMBER 1998

operating characteristics, $T_A = 25^{\circ}C$

	PARAMETER			TEST CONDITIONS	Vcc	TYP	UNIT
			D to Q		3.3 V	16	
l	Dawar dissinction conscitance	Outpute enabled	D 10 Q	C _I = 50 pF, f = 10 MHz	5 V	18	pF
C _{pd}	Power dissipation capacitance	Outputs enabled	E +a O	- ' '	3.3 V	18.2	рг
			LE to Q		5 V	21.3	

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_{O} = 50 \Omega$, $t_{r} \leq$ 3 ns, $t_{f} \leq$ 3 ns.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. tpLZ and tpHZ are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpHL and tpLH are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated