
SCBS103B - FEBRUARY 1992 - REVISED JANUARY 1997

- Members of the Texas Instruments Widebus™ Family
- State-of-the-Art EPIC-IIB™ BICMOS Design Significantly Reduces Power Dissipation
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical V_{OLP} (Output Ground Bounce) < 1 V at V_{CC} = 5 V, T_A = 25°C
- Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- High-Drive Outputs (-32-mA l_{OH}, 64-mA l_{OL})
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

description

The 'ABT16657 contain two noninverting octal transceiver sections with separate parity generator/checker circuits and control signals. For either section, the transmit/receive ($1T/\overline{R}$ or $2T/\overline{R}$) input determines the direction of data flow. When $1T/\overline{R}$ (or $2T/\overline{R}$) is high, data flows from the 1A (or 2A) port to the 1B (or 2B) port (transmit mode); when $1T/\overline{R}$ (or $2T/\overline{R}$) is low, data flows from the 1B (or 2B) port to the 1A (or 2A) port (receive mode). When the output-enable ($1\overline{OE}$ or $2\overline{OE}$) input is high, both the 1A (or 2A) and 1B (or 2B) ports are in the high-impedance state.

SN54ABT16657 ... WD PACKAGE SN74ABT16657 ... DGG OR DL PACKAGE (TOP VIEW)



NC - No internal connection

Odd or even parity is selected by a logic high or low level, respectively, on the 1ODD/EVEN (or 2ODD/EVEN) input. 1PARITY (or 2PARITY) carries the parity bit value; it is an output from the parity generator/checker in the transmit mode and an input to the parity generator/checker in the receive mode.

In the transmit mode, after the 1A (or 2A) bus is polled to determine the number of high bits, 1PARITY (or 2PARITY) is set to the logic level that maintains the parity sense selected by the level at the 1ODD/EVEN (or 2ODD/EVEN) input. For example, if 1ODD/EVEN is low (even parity selected) and there are five high bits on the 1A bus, then 1PARITY is set to the logic high level so that an even number of the nine total bits (eight 1A-bus bits plus parity bit) are high.

Widebus and EPIC-IIB are trademarks of Texas Instruments Incorporated.

SCBS103B - FEBRUARY 1992 - REVISED JANUARY 1997

description (continued)

In the receive mode, after the 1B (or 2B) bus is polled to determine the number of high bits, the 1ERR (or 2ERR) output logic level indicates whether or not the data to be received exhibits the correct parity sense. For example, if 1ODD/EVEN is high (odd parity selected), 1PARITY is high, and there are three high bits on the 1B bus, then 1ERR is low, indicating a parity error.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.


The SN54ABT16657 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74ABT16657 is characterized for operation from –40°C to 85°C.

FUNCTION TABLE (each 8-bit section)

(each o-bit section)									
NUMBER OF A OR B	INPUTS			INPUT/OUTPUT	OUTPUTS				
INPUTS THAT ARE HIGH	OE T/R ODD/EVEN			PARITY	ERR	OUTPUT MODE			
	L.	Н	н	H Z		Transmit			
	L	Н	L	L	z	Transmit			
0.0.4.0.0	L	L	н	н	н	Receive			
0, 2, 4, 6, 8	L	L	Н	L	L	Receive			
	L	L	L	н	L	Receive			
	L	L	L	L	н	Receive			
	L.	Н	Н	L	Z	Transmit			
	L	Н	L	н	z	Transmit			
4057	L	L	н	н	L	Receive			
1, 3, 5, 7	L	L	н	L	н	Receive			
	L.	L	L	н	н	Receive			
	L	L	L	L	L	Receive			
Don't care	Н	Х	X	Z	Z	Z			

SCBS103B - FEBRUARY 1992 - REVISED JANUARY 1997


logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

SN54ABT16657, SN74ABT16657 16-BIT TRANSCEIVERS WITH PARITY GENERATORS/CHECKERS AND 3-STATE OUTPUTS SCBS103B - FEBRUARY 1992 - REVISED JANUARY 1997

logic diagram (positive logic)





SCBS103B - FEBRUARY 1992 - REVISED JANUARY 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	0.5 V to 7 V
Input voltage range, V ₁ (except I/O ports) (see Note 1)	0.5 V to 7 V
Voltage range applied to any output in the high or power-off state, VO	0.5 V to 5.5 V
Current into any output in the low state, Io: SN54ABT16657	
SN74ABT16657	128 mA
Input clamp current, I _{IK} (V _I < 0)	–18 mA
Output clamp current, I _{OK} (V _O < 0)	
Package thermal impedance, θ _{JA} (see Note 2): DGG package	
DL package	
Storage temperature range, T _{stg}	65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions (see Note 3)

			SN54AB1	T16657	SN74ABT16657		UNIT
			MIN	MAX	MIN	MAX	UNII
Vcc	V _{CC} Supply voltage				4.5	5.5	٧
VIH	VIH High-level input voltage				2		٧
٧ _{IL}	Low-level input voltage		<i>҈</i> 0.8		0.8	٧	
٧ı	Input voltage				0	VCC	٧
ЮН	OH High-level output current					-32	mA
lOL	Low-level output current	Š	48		64	mA	
Δt/Δν	Input transition rise or fall rate	Outputs enabled	À.,	10		10	ns/V
TA	Operating free-air temperature	¯-55	125	-40	85	°C	

NOTE 3: Unused pins (input or I/O) must be held high or low to prevent them from floating.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

^{2.} The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.

SCBS103B - FEBRUARY 1992 - REVISED JANUARY 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		T	A ≈ 25°C	;	SN54ABT16657		SN74ABT16657		LIAUT
				MIN	IIN TYPT MAX MIN A		MAX	MIN MAX		UNIT	
VIK		$V_{CC} = 4.5 \text{ V},$	I _I = -18 mA			-1.2		-1.2		-1.2	٧
		V _{CC} = 4.5 V,	I _{OH} = -3 mA	2.5			2.5		2.5		
14-		V _{CC} = 5 V,	IOH = -3 mA	3		-	3		3		v
VOH		V _{CC} = 4.5 V	I _{OH} = -24 mA	2	•		2				V
l		ACC = 4:2 A	I _{OH} = -32 mA	2*					2		
VIK VOH VOL Vhys II Control inputs A or B ports IOZL [‡] Ioff ICEX IO§ ICC A or B ports Alcc¶	V 45V	I _{OL} = 24 mA			0.55		0.55			v	
	V _{CC} = 4.5 V	I _{OL} = 64 mA			0.55*		Ĺ.		0.55	V	
V _{hys}					100			Ü			mV
	Control inputs		VI = VCC or GND			±1		<i>∰</i> ±1		±1	μА
'l	A or B ports					±100		±100		±100	μ
lozh	‡	$V_{CC} = 5.5 \text{ V},$	V _O = 2.7 V			50	्	50		50	μА
lozL ²	‡	$V_{CC} = 5.5 \text{ V},$	V _O = 0.5 V			-50	Ş	50		50	μΑ
loff		V _{CC} = 0,	V_1 or $V_0 \le 4.5 \text{ V}$			±100	\$	±450		±100	μΑ
ICEX		V _{CC} = 5.5 V, V _O = 5.5 V	Outputs high			50		50		50	μА
IO§		V _{CC} = 5.5 V,	V _O = 2.5 V	-50	~-100	-180	50	-180	-50	-180	mA
	1	V _{CC} = 5.5 V,	Outputs high			2		2		2	
Icc	A or B ports		Outputs low			36	l	36		36	mA
			Outputs disabled			2		2		2	
ΔlCC	ΔI_{CC} V _{CC} = 5.5 V, One input at 3 Other inputs at V _{CC} or GNI					50		50		50	μА
Ci	Control inputs	V _I = 2.5 V or 0.5 V			3						рF
Cio	A or B ports	$V_0 = 2.5 \text{ V or } 0.5 \text{ V}$			9						pF

^{*} On products compliant to MIL-PRF-38535, this parameter does not apply.

[†] All typical values are at V_{CC} = 5 V.

[‡]The parameters IOZH and IOZL include the input leakage current.

[§] Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

¹ This is the increase in supply current for each input that is at the specified TTL voltage level rather than VCC or GND.


SCBS103B - FEBRUARY 1992 - REVISED JANUARY 1997

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50$ pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, T _A = 25°C			SN54ABT16657		SN74ABT16657		UNIT
		(001701)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
^t PLH	A or B	B or A	1.5	2.5	3.3	1.5	4.2	1.5	4.1	ns
^t PHL	AOID	BOIX	2	3.1	3.9	2	4.5	2	4.3	
^t PLH	А	PARITY	2	4.6	5.4	2	7	2	6.7	ns
t _{PHL}	A		2	4.3	5.1	2	6.5	2	6.1	
^t PLH	ODD/ <u>EVEN</u>	PARITY, EAR	2	4.6	5.4	2	7	2	6.7	
^t PHL		PAHITY, EHH	2	4.3	5.1	2	2 5.5	2	6.1	ns
^t PLH	В	ERR	2	4.6	5.4	2	Ž 7	2	6.7	ns
tPHL			2	4.3	5.1	2 0	6.5	2	6.1	
tPLH	PARITY	ERR	2	4.6	5.4	含	7	2	6.7	ns
t _{PHL}	FARIT		2	4.3	5.1	ેં2	6.5	2	6.1	
^t PZH	ŌĒ	A or B	2	3.9	4.9	Q 2	5.8	2	5.6	
^t PZL	OE.	AUIB	2.5	4.3	5.1	2.5	6.2	2.5	6	ns
^t PHZ		A or B	2	3.6	4.5	2	5.5	2	5.4	
^t PLZ	ŌĒ	OF Y OLB	1.5	3	3.8	1.5	4.7	1.5	4.3	ns
^t PZH	ŌĒ	PARITY, ERR	2	4	4.9	2	5.8	2	5.6	200
^t PZL			2.5	4.1	5.1	2.5	6.2	2.5	6	ns
^t PHZ	ŌĒ	D4 D17 / FDD	1	3.5	4.5	1	5.5	1	5.4	
t _{PLZ}		OE.	PARITY, ERR	1.5	3	3.8	1.5	4.7	1.5	4.3

SCBS103B - FEBRUARY 1992 - REVISED JANUARY 1997

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \, \Omega$, $t_f \leq 2.5 \,$ ns, $t_f \leq 2.5 \,$ ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms