



Integrated Device Technology, Inc.

HIGH-PERFORMANCE CMOS BUS INTERFACE REGISTERS

**IDT 54/74FCT821A/B-
IDT 54/74FCT826A/B***

FEATURES:

- Equivalent to AMD's Am29821-26 bipolar registers in pinout/function, speeds and output drive over full temperature and voltage supply extremes
- High-speed parallel registers with positive edge-triggered D-type flip-flops
 - Non-inverting CP-Y $t_{PD} = 7.5\text{ns typ.}$
 - Inverting CP-Y $t_{PD} = 7.5\text{ns typ.}$
- Buffered common Clock Enable (\overline{EN}) and asynchronous Clear input (\overline{CLR})
- $I_{OL} = 48\text{mA}$ (commercial), 32mA (military)
- Clamp diodes on all inputs for ringing suppression
- CMOS power levels ($5\mu\text{W typ. static}$)
- TTL input and output level compatible
- CMOS output level compatible
- Substantially lower input current levels than AMD's bipolar Am29800 series ($5\mu\text{A max.}$)
- Product available in Radiation Tolerant and Enhanced versions
- Military product compliant to MIL-STD-883, Class B


DESCRIPTION:

The IDT54/74FCT800 series is built using advanced CEMOS™, a dual metal CMOS technology.

The IDT54/74FCT820 series bus interface registers are designed to eliminate the extra packages required to buffer existing registers and provide extra data width for wider address/data paths or buses carrying parity. The IDT54/74FCT821 and IDT54/74FCT822 are buffered, 10-bit wide versions of the popular '374/'534 functions. The IDT54/74FCT823 and IDT54/74FCT824 are 9-bit wide buffered registers with Clock Enable (\overline{EN}) and Clear (\overline{CLR})—ideal for parity bus interfacing in high-performance microprogrammed systems. The IDT54/74FCT825 and IDT54/74FCT826 are 8-bit buffered registers with all the '823/4 controls plus multiple enables ($\overline{OE}_1, \overline{OE}_2, \overline{OE}_3$) to allow multiuser control of the interface, e.g., CS, DMA and RD/W \overline{R} . They are ideal for use as an output port requiring high I_{OL}/I_{OH} .

All of the IDT54/74FCT800 high-performance interface family are designed for high-capacitance load drive capability, while providing low-capacitance bus loading at both inputs and outputs. All inputs have clamp diodes and all outputs are designed for low-capacitance bus loading in the high impedance state.

FUNCTIONAL BLOCK DIAGRAM



PRODUCT SELECTOR GUIDE

	DEVICE		
	10-BIT	9-BIT	8-BIT
Non-inverting	54/74FCT821A/B	54/74FCT823A/B	54/74FCT825A/B
Inverting	54/74FCT822A/B	54/74FCT824A/B	54/74FCT826A/B

CEMOS is a trademark of Integrated Device Technology, Inc.


*Advance information only for IDT54/74FCT822 and IDT54/74FCT826

MILITARY AND COMMERCIAL TEMPERATURE RANGES


JANUARY 1989

PIN CONFIGURATIONS

IDT54/74FCT821/IDT54/74FCT822 10-BIT REGISTERS




DIP/CERPACK/SOIC
TOP VIEW




LCC
TOP VIEW


LOGIC SYMBOLS




IDT54/74FCT823/IDT54/74FCT824 9-BIT REGISTERS



DIP/CERPACK/SOIC
TOP VIEW




LCC
TOP VIEW




10


IDT54/74FCT825/IDT54/74FCT826 8-BIT REGISTERS



DIP/CERPACK/SOIC
TOP VIEW



LCC
TOP VIEW



PIN DESCRIPTION

NAME	I/O	DESCRIPTION
D _i	I	The D flip-flop data inputs.
CLR	I	For both inverting and non-inverting registers, when the clear input is LOW and OE is LOW, the Q _i outputs are LOW. When the clear input is HIGH, data can be entered into the register.
CP	I	Clock Pulse for the Register; enters data into the register on the LOW-to-HIGH transition.
Y _i , \bar{Y}_i	O	The register three-state outputs.
EN	I	Clock Enable. When the clock enable is LOW, data on the D _i input is transferred to the Q _i output on the LOW-to-HIGH clock transition. When the clock enable is HIGH, the Q _i outputs do not change state, regardless of the data or clock input transitions.
OE	I	Output Control. When the OE input is HIGH, the Y _i outputs are in the high impedance state. When the OE input is LOW, the TRUE register data is present at the Y _i outputs.

FUNCTION TABLES ⁽¹⁾
IDT54/74FCT821/23/25

INPUTS					INTERNAL OUTPUTS		FUNCTION
OE	CLR	EN	D _i	CP	Q _i	Y _i	
H	X	L	L	↑	L	Z	High Z
H	X	L	H	↑	H	Z	
H	L	X	X	X	L	Z	Clear
L	L	X	X	X	L	L	
H	H	H	X	X	NC	Z	Hold
L	H	H	X	X	NC	NC	
H	H	L	L	↑	L	Z	Load
H	H	L	H	↑	H	Z	
L	H	L	L	↑	L	L	
L	H	L	H	↑	H	H	

NOTE:

1. H = HIGH, L = LOW, X = Don't Care, NC = No Change, ↑ = LOW-to-HIGH Transition, Z = High Impedance

FUNCTION TABLES ⁽¹⁾
IDT54/74FCT822/24/26

INPUTS					INTERNAL OUTPUTS		FUNCTION
OE	CLR	EN	D _i	CP	Q _i	Y _i	
H	X	L	L	↑	H	Z	High Z
H	X	L	H	↑	L	Z	
H	L	X	X	X	L	Z	Clear
L	L	X	X	X	L	L	
H	H	H	X	X	NC	Z	Hold
L	H	H	X	X	NC	NC	
H	H	L	L	↑	H	Z	Load
H	H	L	H	↑	L	Z	
L	H	L	L	↑	H	H	
L	H	L	H	↑	L	L	

NOTE:

1. H = HIGH, L = LOW, X = Don't Care, NC = No Change, ↑ = LOW-to-HIGH Transition, Z = High Impedance

ABSOLUTE MAXIMUM RATINGS ⁽¹⁾

SYMBOL	RATING	COMMERCIAL	MILITARY	UNIT
V _{TERM}	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
T _A	Operating Temperature	0 to +70	-55 to +125	°C
T _{BIAS}	Temperature Under Bias	-55 to +125	-65 to +135	°C
T _{STG}	Storage Temperature	-55 to +125	-65 to +150	°C
P _T	Power Dissipation	0.5	0.5	W
I _{OUT}	DC Output Current	100	100	mA

CAPACITANCE (T_A = +25°C, f = 1.0MHz)

SYMBOL	PARAMETER ⁽¹⁾	CONDITIONS	TYP.	MAX.	UNIT
C _{IN}	Input Capacitance	V _{IN} = 0V	6	10	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	8	12	pF

NOTE:

1. This parameter is measured at characterization but not tested.

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

V_{LC} = 0.2V; V_{HC} = V_{CC} - 0.2V

Commercial: T_A = 0°C to +70°C; V_{CC} = 5.0V ± 5%

Military: T_A = -55°C to +125°C; V_{CC} = 5.0V ± 10%

SYMBOL	PARAMETER	TEST CONDITIONS ⁽¹⁾	MIN.	TYP. ⁽²⁾	MAX.	UNIT	
V _{IH}	Input HIGH Level	Guaranteed Logic High Level	2.0	—	—	V	
V _{IL}	Input LOW Level	Guaranteed Logic Low Level	—	—	0.8	V	
I _{IH}	Input HIGH Current	V _{CC} = Max. V _I = V _{CC} V _I = 2.7V	—	—	5	μA	
I _{IL}	Input LOW Current		V _I = 0.5V V _I = GND	—	—		-5 ⁽⁴⁾ -5
I _{OZ}	Off State (High Impedance) Output Current	V _{CC} = Max. V _O = V _{CC} V _O = 2.7V V _O = 0.5V V _O = GND	—	—	10	μA	
			—	—	10 ⁽⁴⁾		
			—	—	-10 ⁽⁴⁾		
			—	—	-10		
V _{IK}	Clamp Diode Voltage	V _{CC} = Min., I _N = -18mA	—	-0.7	-1.2	V	
I _{OS}	Short Circuit Current	V _{CC} = Max. ⁽³⁾ , V _O = GND	-75	-120	—	mA	
V _{OH}	Output HIGH Voltage	V _{CC} = 3V, V _{IN} = V _{LC} or V _{HC} , I _{OH} = -32μA	V _{HC}	V _{CC}	—	V	
		V _{CC} = Min. V _{IN} = V _{IH} or V _{IL}	I _{OH} = -300μA	V _{HC}	V _{CC}		—
			I _{OH} = -15mA MIL.	2.4	4.3		—
			I _{OH} = -24mA COM'L.	2.4	4.3		—
V _{OL}	Output LOW Voltage	V _{CC} = 3V, V _{IN} = V _{LC} or V _{HC} , I _{OL} = 300μA	—	GND	V _{LC}	V	
		V _{CC} = Min. V _{IN} = V _{IH} or V _{IL}	I _{OL} = 300μA	—	GND		V _{LC}
			I _{OL} = 32mA MIL.	—	0.3		0.5
			I _{OL} = 48mA COM'L.	—	0.3		0.5
V _H	Input Hysteresis on Clock Only	—	—	200	—	mV	

NOTES:

1. For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at V_{CC} = 5.0V, +25°C ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
4. This parameter is guaranteed but not tested.

10

POWER SUPPLY CHARACTERISTICS

$V_{LC} = 0.2V$; $V_{HC} = V_{CC} - 0.2V$

SYMBOL	PARAMETER	TEST CONDITIONS ⁽¹⁾		MIN.	TYP. ⁽²⁾	MAX.	UNIT
I_{CC}	Quiescent Power Supply Current	$V_{CC} = \text{Max.}$ $V_{IN} \geq V_{HC}; V_{IN} \leq V_{LC}$ $f_{CP} = f_I = 0$		-	0.001	1.5	mA
ΔI_{CC}	Quiescent Power Supply Current TTL Inputs HIGH	$V_{CC} = \text{Max.}$ $V_{IN} = 3.4V^{(3)}$		-	0.5	2.0	mA
I_{CCD}	Dynamic Power Supply Current ⁽⁴⁾	$V_{CC} = \text{Max.}$ Outputs Open $\overline{OE} = \text{GND}$ One Bit Toggling 50% Duty Cycle	$V_{IN} \geq V_{HC}$ $V_{IN} \leq V_{LC}$	-	0.15	0.25	mA/ MHz
I_C	Total Power Supply Current ⁽⁶⁾	$V_{CC} = \text{Max.}$ Outputs Open $f_{CP} = 10\text{MHz}$ 50% Duty Cycle $\overline{OE} = \text{GND}$ One Bit Toggling at $f_I = 5\text{MHz}$ 50% Duty Cycle	$V_{IN} \geq V_{HC}$ $V_{IN} \leq V_{LC}$ (FCT)	-	1.5	4.0	mA
			$V_{IN} = 3.4V$ or $V_{IN} = \text{GND}$	-	2.0	6.0	
		$V_{CC} = \text{Max.}$ Outputs Open $f_{CP} = 10\text{MHz}$ 50% Duty Cycle $\overline{OE} = \text{GND}$ Eight Bits Toggling at $f_I = 2.5\text{MHz}$ 50% Duty Cycle	$V_{IN} \geq V_{HC}$ $V_{IN} \leq V_{LC}$ (FCT)	-	3.75	7.8 ⁽⁵⁾	
			$V_{IN} = 3.4V$ or $V_{IN} = \text{GND}$	-	6.0	16.8 ⁽⁵⁾	

NOTES:

- For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at $V_{CC} = 5.0V$, $+25^\circ\text{C}$ ambient and maximum loading.
- Per TTL driven input ($V_{IN} = 3.4V$); all other inputs at V_{CC} or GND.
- This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
- Values for these conditions are examples of the I_{CC} formula. These limits are guaranteed but not tested.
- $I_C = I_{\text{QUIESCENT}} + I_{\text{INPUTS}} + I_{\text{DYNAMIC}}$
 $I_C = I_{CC} + \Delta I_{CC} D_H N_T + I_{CCD} (f_{CP}/2 + f_I N_I)$
 I_{CC} = Quiescent Current
 ΔI_{CC} = Power Supply Current for a TTL High Input ($V_{IN} = 3.4V$)
 D_H = Duty Cycle for TTL Inputs High
 N_T = Number of TTL Inputs at D_H
 I_{CCD} = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
 f_{CP} = Clock Frequency for Register Devices (Zero for Non-Register Devices)
 f_I = Input Frequency
 N_I = Number of Inputs at f_I
 All currents are in milliamps and all frequencies are in megahertz.


SWITCHING CHARACTERISTICS OVER OPERATING RANGE

PARAMETER	DESCRIPTION	TEST CONDITIONS ⁽¹⁾	IDT54/74FCT821A-26A				IDT54/74FCT821B-26B				UNIT	
			COM'L		MIL		COM'L		MIL			
			MIN. ⁽²⁾	MAX.	MIN. ⁽²⁾	MAX.	MIN. ⁽²⁾	MAX.	MIN. ⁽²⁾	MAX.		
t_{PLH} t_{PHL}	Propagation Delay Clock to Y_1 (\overline{OE} = LOW)	$C_L = 50\text{pF}$ $R_L = 500\Omega$	-	10	-	11.5	-	7.5	-	8.5	ns	
t_{PLH} t_{PHL}		$C_L = 300\text{pF}^{(3)}$ $R_L = 500\Omega$	-	20	-	20	-	15	-	16	ns	
t_{SU}	Data to CP Set-up Time	$C_L = 50\text{pF}$ $R_L = 500\Omega$	4	-	4	-	3	-	3	-	ns	
t_H	Data CP Hold Time		2	-	2	-	1.5	-	1.5	-	ns	
t_{SU}	Enable (\overline{EN}) to CP Set-up Time		4	-	4	-	3.0	-	3.0	-	ns	
t_{SU}	Enable (\overline{EN}) to CP Set-up Time		4	-	4	-	3.0	-	3.0	-	ns	
t_H	Enable (\overline{EN}) Hold Time		2	-	2	-	0	-	0	-	ns	
t_{PHL}	Propagation Delay, Clear to Y_1		-	14	-	15	-	9.0	-	9.5	ns	
t_{SU}	Clear Recovery (\overline{CLR}) Time		6	-	7	-	6.0	-	6.0	-	ns	
t_{PWH}	Clock Pulse Width		HIGH	7	-	7	-	6.0	-	6.0	-	ns
t_{PWL}			LOW	7	-	7	-	6.0	-	6.0	-	ns
t_{PWL}	Clear (\overline{CLR} = LOW) Pulse Width		6	-	7	-	6.0	-	6.0	-	ns	
t_{PZH} t_{PZL}	Output Enable Time \overline{OE} to Y_1	$C_L = 50\text{pF}$ $R_L = 500\Omega$	-	12	-	13	-	8	-	9	ns	
t_{PZH} t_{PZL}		$C_L = 300\text{pF}^{(3)}$ $R_L = 500\Omega$	-	23	-	25	-	15	-	16	ns	
t_{PHZ} t_{PLZ}	Output Disable Time \overline{OE} to Y_1	$C_L = 5\text{pF}^{(3)}$ $R_L = 500\Omega$	-	9	-	10	-	6.5	-	7	ns	
t_{PHZ} t_{PLZ}		$C_L = 50\text{pF}$ $R_L = 500\Omega$	-	8	-	9	-	7.5	-	8	ns	

NOTES:

1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. This parameter is guaranteed but not tested.

ORDERING INFORMATION



10