SCLS304A - JANUARY 1996 - REVISED MAY 1997

- True Logic
- High-Current 3-State Outputs Can Drive up to 15 LSTTL Loads
- Package Options Include Plastic Small-Outline (DW) and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs

description


These octal bus transceivers are designed for asynchronous two-way communication between data buses. These devices transmit data from the A bus to the B bus or from the B bus to the A bus, depending upon the level at the direction-control (DIR) input. The output-enable (\overline{OE}) input can be used to disable the device so the buses are effectively isolated.

The SN54HC645 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74HC645 is characterized for operation from –40°C to 85°C.


FUNCTION TABLE

INP	UTS	ODED ATION
OE	DIR	OPERATION
L	L	B data to A bus
L	Н	A data to B bus
Н	X	Isolation

SN54HC645...J OR W PACKAGE SN74HC645...DW OR N PACKAGE (TOP VIEW)



SN54HC645 . . . FK PACKAGE (TOP VIEW)






Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




logic symbol†



 $[\]ensuremath{^{\dagger}}$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



To Seven Other Transceivers

SCLS304A - JANUARY 1996 - REVISED MAY 1997

absolute maximum ratings over operating free-air temperature range†

Supply voltage range, V _{CC}	–0.5 V to 7 V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$) (see Note 1)	±20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$) (see Note 1)	±20 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±35 mA
Continuous current through V _{CC} or GND	±70 mA
Package thermal impedance, θ_{JA} (see Note 2): DW package	97°C/W
N package	
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

recommended operating conditions

			SI	154HC64	15	SN	174HC64	15	UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	UNII
Vcc	Supply voltage		2	5	6	2	5	6	V
		V _{CC} = 2 V	1.5			1.5			
VIH	High-level input voltage	$V_{CC} = 4.5 \text{ V}$	3.15			3.15			V
		V _{CC} = 6 V	4.2			4.2			
		V _{CC} = 2 V	0		0.5	0		0.5	
VIL	Low-level input voltage	V _{CC} = 4.5 V	0		1.35	0		1.35	V
		VCC = 6 V	0		1.8	0		1.8	
VI	Input voltage		0		VCC	0		VCC	V
Vo	Output voltage		0		VCC	0		VCC	V
		V _{CC} = 2 V	0		1000	0		1000	
t _t	Input transition (rise and fall) time	V _{CC} = 4.5 V	0		500	0		500	ns
		VCC = 6 V	0		400	0		400	
TA	Operating free-air temperature		-55		125	-40		85	°C



^{2.} The package thermal impedance is calculated in accordance with JESD 51, except for through-hole packages, which use a trace length of zero.

SN54HC645, SN74HC645 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCLS304A - JANUARY 1996 - REVISED MAY 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DAD	AMETER	TEST COL	NDITIONS	Vaa	T	A = 25°C	;	SN54H	C645	SN74H	C645	UNIT
FAR	AIVIETER	TEST COI	NDITIONS	vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	Olviii
				2 V	1.9	1.998		1.9		1.9		
			I _{OH} = -20 μA	4.5 V	4.4	4.499		4.4		4.4		
Vон		VI = VIH or VIL		6 V	5.9	5.999		5.9		5.9		V
			$I_{OH} = -6 \text{ mA}$	4.5 V	3.98	4.3		3.7		3.84		
			$I_{OH} = -7.8 \text{ mA}$	6 V	5.48	5.8		5.2		5.34		
				2 V		0.002	0.1		0.1		0.1	
		VI = VIH or VIL	I _{OL} = 20 μA	4.5 V		0.001	0.1		0.1		0.1	
VOL				6 V		0.001	0.1		0.1		0.1	V
			$I_{OL} = 6 \text{ mA}$	4.5 V		0.17	0.26		0.4		0.33	
			$I_{OL} = 7.8 \text{ mA}$	6 V		0.15	0.26		0.4		0.33	
Ц	DIR or OE	$V_I = V_{CC}$ or 0		6 V		±0.1	±100		±1000		±1000	nA
loz	A or B	$V_O = V_{CC}$ or 0		6 V		±0.01	±0.5		±10		±5	μΑ
Icc		$V_I = V_{CC}$ or 0,	I _O = 0	6 V			8		160		80	μΑ
Ci	DIR or OE			2 V to 6 V		3	10		10		10	pF

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	Vaa	T,	ղ = 25°C	;	SN54H	C645	SN74H	IC645	UNIT	
PARAMETER	(INPUT)	(OUTPUT)	VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT	
			2 V		40	105		160		130		
^t pd	A or B	B or A	4.5 V		15	21		32		26	ns	
			6 V		12	18		27		22		
		A or B	2 V		125	230		340		290		
^t en	ŌĒ		4.5 V		23	46		68		58	ns	
			6 V		20	39		58		49		
		A or B	2 V		74	200		300		250	ns	
^t dis	ŌĒ		4.5 V		25	40		60		50		
			6 V		21	34		51		43		
		A or B	2 V		20	60		90		75		
t _t			4.5 V		8	12		18		15	ns	
-			6 V		6	10		15		13		



SN54HC645, SN74HC645 **OCTAL BUS TRÂNSCEIVERS** WITH 3-STATE OUTPUTS SCLS304A - JANUARY 1996 - REVISED MAY 1997


switching characteristics over recommended operating free-air temperature range, C_L = 150 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	Vaa	T,	ղ = 25°C	;	SN54H	IC645	SN74HC645		UNIT	
PARAMETER	(INPUT)	(OUTPUT)	VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT	
		B or A	2 V		54	135		200		170		
^t pd	A or B		4.5 V		18	27		40		34	ns	
			6 V		15	23		34		29		
		A or B	2 V		150	270		405		335	ns	
t _{en}	ŌĒ		4.5 V		31	54		81		67		
			6 V		25	46		69		56		
		A or B		2 V		45	210		315		265	
t _t			4.5 V		17	42		63		53	ns	
			6 V		13	36		53		45		


operating characteristics, $T_A = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance per transceiver	No load	40	pF


PARAMETER MEASUREMENT INFORMATION




PARAI	METER	RL	CL	S1	S2	
	tPZH	1 k Ω	50 pF or	Open	Closed	
t _{en}	tPZL	1 K22	150 pF	Closed	Open	
4	tPHZ	1 k Ω	50 pF	Open	Closed	
tdis	tPLZ	1 K22	30 pr	Closed	Open	
t _{pd} or	t _t	_	50 pF or 150 pF	Open	Open	



VOLTAGE WAVEFORMS PROPAGATION DELAY AND OUTPUT TRANSITION TIMES





VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES FOR 3-STATE OUTPUTS

- NOTES: A. C_L includes probe and test-fixture capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_Γ = 6 ns, t_f = 6 ns.
 - D. The outputs are measured one at a time with one input transition per measurement.
 - E. tpLz and tpHz are the same as tdis.
 - F. tpzL and tpzH are the same as ten.
 - G. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated

Home | Company Info | Employment | TI Global | Contact Us | Site Map

• Advanced Search

PRODUCT FOLDER | PRODUCT INFO: FEATURES | DESCRIPTION | DATASHEETS | PRICING/AVAILABILITY/PKG | SAMPLES

APPLICATION NOTES | RELATED DOCUMENTS

PRODUCT SUPPORT: TRAINING

SN74HC645, Octal Bus Transceivers With 3-State Outputs

DEVICE STATUS: ACTIVE

PARAMETER NAME	SN54HC645	SN74HC645		
Voltage Nodes (V)	6, 5, 2	6, 5, 2		
Vcc range (V)	2.0 to 6.0	2.0 to 6.0		
Input Level	CMOS	CMOS		
Output Level	CMOS	CMOS		
Output Drive (mA)		-6/6		
No. of Outputs	8	8		
Logic	True	True		
Static Current		0.08		
tpd max (ns)		22		

FEATURES

▲Back to Top

- · True Logic
- High-Current 3-State Outputs Can Drive up to 15 LSTTL Loads
- Package Options Include Plastic Small-Outline (DW) and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs

DESCRIPTION

▲Back to Top

These octal bus transceivers are designed for asynchronous two-way communication between data buses. These devices transmit data from the A bus to the B bus or from the B bus to the A bus, depending upon the level at the direction-control (DIR) input. The output-enable (OE\) input can be used to disable the device so the buses are effectively isolated.

The SN54HC645 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74HC645 is characterized for operation from -40°C to 85°C.

TECHNICAL DOCUMENTS

Back to Top

To view the following documents, Acrobat Reader 4.0 is required.

To download a document to your hard drive, right-click on the link and choose 'Save'.

DATASHEET

▲Back to Top

Full datasheet in Acrobat PDF: sn74hc645.pdf (105 KB,Rev.A) (Updated: 05/01/1997)

APPLICATION NOTES

▲Back to Top

View Application Notes for Digital Logic

- CMOS Power Consumption and CPD Calculation (Rev. B) (SCAA035B Updated: 06/01/1997)
- Designing With Logic (Rev. C) (SDYA009C Updated: 06/01/1997)
- Evaluation of Nickel/Palladium/Gold-Finished Surface-Mount Integrated Circuits (SZZA026 Updated: 06/20/2001)

- Implications of Slow or Floating CMOS Inputs (Rev. C) (SCBA004C Updated: 02/01/1998)
- Input and Output Characteristics of Digital Integrated Circuits (SDYA010 Updated: 10/01/1996)
- LVT-to-LVTH Conversion (SCEA010 Updated: 12/08/1998)
- Live Insertion (SDYA012 Updated: 10/01/1996)
- Logic Solutions For IEEE Std 1284 (SCEA013 Updated: 06/01/1999)
- SN54/74HCT CMOS Logic Family Applications and Restrictions (SCLA011 Updated: 05/01/1996)
- Selecting the Right Texas Instruments Signal Switch (SZZA030 Updated: 09/07/2001)
- Using High Speed CMOS and Advanced CMOS in Systems With Multiple Vcc (SCLA008 Updated: 04/01/1996)

RELATED DOCUMENTS

▲Back to Top

View Related Documentation for <u>Digital Logic</u>

- Logic Reference Guide (SCYB004, 1032 KB Updated: 10/23/2001)
- Logic Selection Guide Second Half 2002 (Rev. R) (SDYU001R, 4274 KB Updated: 07/19/2002)
- Military Semiconductors Selection Guide 2002 (Rev. B) (SGYC003B, 1648 KB Updated: 04/22/2002)

SAMPLES			<u> ▲Back</u>	k to Top		
ORDERABLE DEVICE	<u>PACKAGE</u> <u>INDUSTRY (TI)</u>	<u>PINS</u>	TEMP (°C)	<u>STATUS</u>	PRODUCT CONTENT	<u>SAMPLES</u>
SN74HC645DW	SOP (DW)	20	-40 TO 85	ACTIVE	<u>View Product Content</u>	Request Samples
SN74HC645N	PDIP (N)	20	-40 TO 85	ACTIVE	<u>View Product Content</u>	<u>Request Samples</u>

PRICING/AVA	AILABILITY/	PKG					<u> ▲Back to T</u>	<u>op</u>				
DEVICE INFORM	IATION							INVENTORY STAT :00 PM GMT, 26 S			D DISTRIBUTOR INV 3:00 PM GMT, 26 Sei	
ORDERABLE DEVICE	<u>STATUS</u>	PACKAGE TYPE PINS	TEMP (°C)	PRODUCT CONTENT	BUDGETARY PRICING QTY \$US	STD PACK QTY	IN STOCK	IN PROGRESS QTY DATE	LEAD TIME	DISTRIBUTOR COMPANY REGION	<u>IN STOCK</u>	PURCHASE
SN74HC645DW	ACTIVE	SOP (DW) 20	-40 TO 85	View Contents	1KU 1.12	25	<u>N/A*</u>	916 25 Sep	2 WKS			
								950 03 Oct				
								>10k 28 Oct				
SN74HC645DWR	ACTIVE	SOP (DW) 20	-40 TO 85	View Contents	1KU 1.12	2000	<u>N/A*</u>	1406 25 Sep	5 WKS			
								>10k 25 Oct				
SN74HC645N	ACTIVE	<u>PDIP</u> 20	-40 TO 85	View Contents	1KU 1.12	20	<u>N/A*</u>	>10k 28 Oct	5 WKS			
								40 30 Oct				
SN74HC645NSR	ACTIVE	SOP 20		View Contents	1KU 1.61	2000	<u>N/A*</u>	>10k 28 Oct	5 WKS			

Table Data Updated on: 9/26/2002

Products | **Applications** | **Support** | **TI&ME**

TEXAS INSTRUMENTS © Copyright 1995-2002 Texas Instruments Incorporated. All rights reserved.

Trademarks | Privacy Policy | Terms of Use