

Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All recreations are done with the approval of the OCM.

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceed the OCM data sheet.

Quality Overview

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-35835
 - Class Q Military
 - Class V Space Level
- Qualified Suppliers List of Distributors (QSLD)
 - Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OEM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.

**SN54ALS29825, SN54ALS29826
SN74ALS29825, SN74ALS29826
8-BIT BUS INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS**

D2829, JANUARY 1986

- Functionally Equivalent to AMD's AM29825 and AM29826
- Improved IOH Specifications
- Multiple Output Enables Allow Multiuser Control of the Interface
- Outputs Have Undershoot Protection Circuitry
- Power-Up High-Impedance State
- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Buffered Control Inputs to Reduce DC Loading Effect
- Dependable Texas Instruments Quality and Reliability


description

These 8-bit flip-flops feature three-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing multiuser registers, I/O ports, bidirectional bus drivers, and working registers.


With the clock enable ($\overline{\text{CLKEN}}$) low, the eight D-type edge-triggered flip-flops enter data on the low-to-high transitions of the clock. Taking $\overline{\text{CLKEN}}$ high will disable the clock buffer, thus latching the outputs. The 'ALS29825 has non-inverting D inputs and the 'ALS29826 has inverting $\overline{\text{D}}$ inputs. Taking the CLR input low causes the eight Q outputs to go low independently of the clock.

Multiuser buffered output-control inputs ($\overline{\text{OC1}}$, $\overline{\text{OC2}}$, and $\overline{\text{OC3}}$) can be used to place the eight outputs in either a normal logic state (high or low level) or a high-impedance state. In the high-impedance state the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive the bus lines in a bus-organized system without need for interface or pull-up components. The output controls do not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.


SN54ALS29825 . . . JT PACKAGE
SN74ALS29825 . . . DW OR NT PACKAGE




SN54ALS29825 . . . FK PACKAGE
SN74ALS29825 . . . FN PACKAGE



SN54ALS29826 . . . JT PACKAGE
SN74ALS29826 . . . DW OR NT PACKAGE



SN54ALS29826 . . . FK PACKAGE
SN74ALS29826 . . . FN PACKAGE



NC—No internal connection

Copyright © 1986, Texas Instruments Incorporated

PRODUCT PREVIEW documents contain information on products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

**SN54ALS29825, SN54ALS29826
SN74ALS29825, SN74ALS29826
8-BIT BUS INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS**

The SN54' family is characterized for operation over the full military temperature range of -55°C to 125°C .
The SN74' family is characterized for operation from 0°C to 70°C .


'ALS29825 FUNCTION TABLE

INPUTS						OUTPUT
$\overline{\text{OC}}^*$	CLR	CLKEN	CLK	D	Q	
L	L	X	X	X	L	
L	H	L	↑	H	H	
L	H	L	↑	L	L	
L	H	H	X	X	Q_0	
H	X	X	X	X	Z	

$\overline{\text{OC}}^* = \text{H}$ if any of $\overline{\text{OC}}1$, $\overline{\text{OC}}2$, or $\overline{\text{OC}}3$ is high.


$\overline{\text{OC}}^* = \text{L}$ if all of $\overline{\text{OC}}1$, $\overline{\text{OC}}2$, and $\overline{\text{OC}}3$ are low.

'ALS29825 logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12
Pin numbers shown are for DW, JT, and NT packages.

'ALS29825 logic diagram (positive logic)



Pin numbers are for DW, JT, and NT packages.


**SN54ALS29825, SN54ALS29826
SN74ALS29825, SN74ALS29826
8-BIT BUS INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS**

'ALS29826 FUNCTION TABLE

INPUTS					OUTPUT
\overline{OC}^*	CLR	CLKEN	CLK	D	Q
L	L	X	X	X	L
L	H	L	↑	H	L
L	H	L	↑	L	H
L	H	H	X	X	Q_0
H	X	X	X	X	Z

\overline{OC}^* = H if any of $\overline{OC}1$, $\overline{OC}2$, or $\overline{OC}3$ is high.
 \overline{OC}^* = L if all of $\overline{OC}1$, $\overline{OC}2$, and $\overline{OC}3$ are low.


'ALS29826 logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers are for DW, JT, and NT packages.

'ALS29826 logic diagram (positive logic)



Pin numbers shown are for DW, JT, and NT packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC}	7 V
Input voltage	7 V
Voltage applied to a disabled 3-state output	5.5 V
Input current	100 mA
Output current	-30 mA to 5 mA
Operating free-air temperature range:	
SN54ALS29825, SN54ALS29826	-55°C to 125°C
SN74ALS29825, SN74ALS29826	0°C to 70°C
Storage temperature range	-65 to 150°C

2

LSI Devices

SN54ALS29825, SN54ALS29826
SN74ALS29825, SN74ALS29826
8-BIT BUS INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS

recommended operating conditions

		SN54ALS29825			SN74ALS29825			UNIT
		SN54ALS29826			SN74ALS29826			
		MIN	NOM	MAX	MIN	NOM	MAX	
V _{CC}	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High-level input voltage	2			2			V
V _{IL}	Low-level input voltage			0.8			0.8	V
I _{OH}	High-level output current			-15			-24	mA
I _{OL}	Low-level output current			32			48	mA
t _w	Pulse duration	CLR low						ns
		CLK high						
		CLK low						
t _{su}	Setup time before CLK†	CLR inactive						ns
		Data						
		CLKEN high or low						
t _h	Hold time, data after CLK†	Data						ns
		CLKEN						
T _A	Operating free-air temperature	-55		125	0		70	°C

2

LSI Devices

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS†		SN54ALS29825		SN74ALS29825		UNIT	
				SN54ALS29826		SN74ALS29826			
		MIN	TYP‡	MAX	MIN	TYP‡	MAX		
V _{IK}		V _{CC} = MIN, I _I = -18 mA		-1.2			-1.2	V	
V _{OH}		V _{CC} = MIN to MAX, I _{OH} = -0.4 mA		V _{CC} - 2		V _{CC} - 2		V	
		V _{CC} = MIN, I _{OH} = -15 mA		2.4	3.3				
		V _{CC} = MIN, I _{OH} = -24 mA				2.4	3.2		
V _{OL}		V _{CC} = MIN, I _{OL} = 32 mA		0.25	0.4		0.25	V	
		V _{CC} = MIN, I _{OL} = 48 mA				0.35	0.5		
I _{OZH}		V _{CC} = MAX, V _O = 2.4 V		20		20		μA	
I _{OZL}		V _{CC} = MAX, V _O = 0.4 V		-20		-20		μA	
I _I		V _{CC} = MAX, V _I = 5.5 V		0.1		0.1		mA	
I _{IH}		V _{CC} = MAX, V _I = 2.7 V		20		20		μA	
I _{IL}		V _{CC} = MAX, V _I = 0.4 V		-0.1		-0.1		mA	
I _{OS} §		V _{CC} = MAX, V _O = 0		-75	-250		-75	mA	
I _{CC}	'ALS29825	V _{CC} = MAX	Outputs high						mA
			Outputs low						
	Outputs disabled		48		48				
	Outputs high								
	Outputs low								
	Outputs disabled		48		48				
	'ALS29826								

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at V_{CC} = 5 V, T_A = 25°C.

§ Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

Additional information on these products can be obtained from the factory as it becomes available.

SN54ALS29825, SN54ALS29826
SN74ALS29825, SN74ALS29826
8-BIT BUS INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS

switching characteristics

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS See Figure 1	V _{CC} = 5 V, T _A = 25°C			V _{CC} = MIN TO MAX, [†] T _A = MIN TO MAX [†]			UNIT	
				ALS29825			SN54ALS29825		SN74ALS29825		
				MIN	TYP	MAX	MIN	MAX	MIN		MAX
t _{PLH}	CLK	Any Q	C _L = 300 pF						ns		
t _{PHL}											
t _{PLH}					6						
t _{PHL}					7						
t _{PHL}	CLR	Any Q	C _L = 50 pF		13				ns		
t _{PZH}	OC	Any Q	C _L = 300 pF						ns		
t _{PZL}											
t _{PZH}					12						
t _{PZL}					11						
t _{PHZ}	OC	Any Q	C _L = 50 pF						ns		
t _{PLZ}											
t _{PHZ}					5						
t _{PLZ}					6						

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



Additional information on these products can be obtained from the factory as it becomes available.

D flip-flop signal conventions

It is normal TI practice to name the outputs and other inputs of a D-type flip-flop and to draw its logic symbol based on the assumption of true data (D) inputs. Then outputs that produce data in phase with the data inputs are called Q and those producing complementary data are called \bar{Q} . An input that causes a Q output to go high or a \bar{Q} output to go low is called Preset; an input that causes a \bar{Q} output to go high or a Q output to go low is called Clear. Bars are used over these pin names (PRE and CLR) if they are active-low.

The devices on this data sheet are second-source designs and the pin-name convention used by the original manufacturer has been retained. That makes it necessary to designate the inputs and outputs of the inverting circuit \bar{D} and Q. In some applications it may be advantageous to redesignate the inputs and outputs as D and \bar{Q} . In that case, outputs should be renamed as shown below. Also shown are corresponding changes in the graphical symbol. Arbitrary pin numbers are shown in parentheses.

Notice that Q and \bar{Q} exchange names, which causes Preset and Clear to do likewise. Also notice that the polarity indicators (∇) on PRE and CLR remain since these inputs are still active-low, but that the presence or absence of the polarity changes at D, Q, and \bar{Q} . Of course pins 5 (Q) is still in phase with the data input D, but now both are considered active high.




2

LSI Devices

SN54ALS29825, SN54ALS29826
SN74ALS29825, SN74ALS29826
8-BIT BUS INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS





PARAMETER MEASUREMENT INFORMATION



SWITCH POSITION TABLE

TEST	S1	S2
t_{pLH}	Closed	Closed
t_{pHL}	Closed	Closed
t_{pZH}	Open	Closed
t_{pZL}	Closed	Open
t_{pHZ}	Closed	Closed
t_{pLZ}	Closed	Closed

LOAD CIRCUIT



2

LSI Devices

- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: $PRR \leq 10$ MHz, $Z_o = 50 \Omega$, $t_r \leq 2.5$ ns, $t_f \leq 2.5$ ns.

FIGURE 1