



Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All recreations are done with the approval of the OCM.

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceed the OCM data sheet.

Quality Overview

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-35835
 - Class Q Military
 - Class V Space Level
- Qualified Suppliers List of Distributors (QSLD)
- Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OEM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.

- Functionally Equivalent to AMD's AM29825 and AM29826
- Improved IOH Specifications
- Multiple Output Enables Allow Multiuser Control of the Interface
- Outputs Have Undershoot Protection Circuitry
- Power-Up High-Impedance State
- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Buffered Control Inputs to Reduce DC Loading Effect
- Dependable Texas Instruments Quality and Reliability

description

These 8-bit flip-flops feature three-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing multiuser registers, I/O ports, bidirectional bus drivers, and working registers.


With the clock enable (CLKEN) low, the eight D-type edge-triggered flip-flops enter data on the low-to-high transitions of the clock. Taking CLKEN high will disable the clock buffer, thus latching the outputs. The 'ALS29825 has non-inverting D inputs and the 'ALS29826 has inverting D inputs. Taking the CLR input low causes the eight Q outputs to go low independently of the clock.

Multiuser buffered output-control inputs (\$\overline{\text{OC}}\$1, and \$\overline{\text{OC}}\$2) can be used to place the eight outputs in either a normal logic state (high or low level) or a high-impedance state. In the high-impedance state the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive the bus lines in a busorganized system without need for interface or pull-up components. The output controls do not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

SN54ALS29825 . . . JT PACKAGE SN74ALS29825 . . . DW OR NT PACKAGE (TOP VIEW)

(1)	U, 4	10.00	,
ŌĈ1 [1 C	24	Vcc
ŌC2 [2	23	OC3
10	3	22	10
2D 🗌	4	21	20
3D 🗌	5	20	30
4D 🗌	6	19	4Q
5D 🗌	7	18	5Q
6D [В	17	60
7D 🗆	9	16	70
8D 🗌	10	15	80
CLR [11	14	CLKE
GND [12	13	CLK

SN54ALS29825 . . . FK PACKAGE SN74ALS29825 . . . FN PACKAGE



SN54ALS29826 . . . JT PACKAGE SN74ALS29826 . . . DW OR NT PACKAGE

(TOP VIEW)

ōC1 ☐	1 C	24	Vcc
OC2	2	23	OC3
1Ē 🗌	3	22	1Q
2Ō 🗌	4	21	2Q
3Ē 🗆	5	20	30
4Ď 🗌	6	19	40
5Ō 🕻	7	18	50
6Ď 🗀	8	17	60
7Ď 🗌	9	16	7 Q
8Ō []	10	15	90
ČLR [11	14	CLKEN
GND	12	13	CLK

SN54ALS29826 . . . FK PACKAGE SN74ALS29826 . . . FN PACKAGE

(TOP VIEW)



NC-No internal connection

ď

SI Devices

PRODUCT PREVIEW documents contain information on Department of the Memory of the Memory of development. Characteristic data and other specifications are design goals. Jeans Instruments reserves the right to change or discontinue these enducts without notice.



BIT BUS INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS

The SN54'family is characterized for operation over the full military temperature range of $-55\,^{\circ}\text{C}$ to 125 °C. The SN74' family is characterized for operation from 0 °C to 70 °C.

'ALS29825 FUNCTION TABLE

Γ			INPUTS			OUTPUT
Γ	oc∗	CLR	CLKEN	CLK	D	a
Γ	L	L	×	Х	Х	L
ı	L	Н	L	†	н	н
ı	L	Н	L	1	Ł	L
L	L	н	н	х	Х	o₀
ı	н	х	×	х	Х	z

 $\overline{OC}^* = H$ if any of $\overline{OC}1$, $\overline{OC}2$, or $\overline{OC}3$ is high. $\overline{OC}^* = L$ if all of $\overline{OC}1$, $\overline{OC}2$, and $\overline{OC}3$ are low.


'ALS29825 logic symbol[†]

2D	4D 5D 6D 7D	(7) (8) (9)	8 G1 > 1C2 2D	EN	(19) 4Q (18) 5Q (17) 6Q (16) 7Q
----	----------------------	-------------------	------------------------	----	--

 $^{^\}dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12

Pin numbers shown are for DW, JT, and NT packages.

'ALS29825 logic diagram (positive logic)



Pin numbers are for DW, JT, and NT packages.



LSI Devices


'ALS29826 logic diagram (positive logic)

	INPUTS							
oc.	CLR	CLKEN	CLK	Q	Q			
L	L	Х	Х	Х	L			
Ł	н	L	†	н	L			
L	Н	L	Ť	L	н			
L	н	н	X	Х	a_0			
Н	X	X	X	Х	Z			

'ALS29826 FUNCTION TABLE


 $\overline{OC}^* = H$ if any of $\overline{OC}1$, $\overline{OC}2$, or $\overline{OC}3$ is high. $\overline{OC}^* = L$ if all of $\overline{OC}1$, $\overline{OC}2$, and $\overline{OC}3$ are low.

'ALS29826 logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers are for DW, JT, and NT packages.



Pin numbers shown are for DW, JT, and NT packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage 7 V
Voltage applied to a disabled 3-state output
- · · · · · · · · · · · · · · · · · · ·
Input current
Output current 30 mA to 5 mA
Operating free-air temperature range:
SN54ALS29825, SN54ALS29826
SN74ALS29825, SN74ALS29826
Storage temperature range

recommended operating conditions

			SNS	4AL\$2	9825	SNZ	4ALS29	825		
			SNE	SN54ALS29826		SN7	4ALS29	826	UNIT	
			MIN	NOM	MAX	MIN	NOM	MAX	1	
vcc	Supply voltage		4.5	5	5.5	4.75	5	5.25	V	
ViH	High-level input voltage	ligh-level input voltage				2			V	
VIL	Low-level input voltage High-level output current				0.8			0.8	T V	
Іон					- 15			- 24	mA	
loL	Low-level output current				32			48	mA	
		CLR low								
tw	Pulse duration	CLK high							ns	
^t w		CLK low							1	
		CLR inactive								
t _{su}	Setup time before CLK↑	Data				1			l ns	
		CLKEN high or low							1	
	Halada I a fa Oliga	Data				†			1	
th	Hold time, data after CLK↑	CLKEN				l			ns	
TA	Operating free-air temperatur	e -	- 55	-	125	0		70	°C	

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	PARAMETER	TEST CONDITIONS†			SN54ALS29825 SN54ALS29826			SN74ALS29825 SN74ALS29826		
				MIN	TYP‡	MAX	MIN	TYP‡	MAX	7
v_{lK}		V _{CC} = MIN,	I _I = -18 mA			-1.2			- 1.2	V
		V _{CC} = MIN to MAX,	I _{OH} = -0.4 mA	V _{CC} - 3	2		Vcc -	2		
۷он		V _{CC} = MIN,	$I_{OH} = -15 \text{ mA}$	2.4	3.3					7 ∨
		V _{CC} = MIN,	I _{OH} = -24 mA				2.4	3.2		V μA
VOL		V _{CC} = MIN,	I _{OL} = 32 mA		0.25	0.4		0.25	0.4	1 ,,
*OL		V _{CC} = MIN,	I _{OL} = 48 mA					0.35	0.5	7 °
lozh		$V_{CC} = MAX$	$V_0 = 2.4 \text{ V}$			20			20	μA
IOZL		$V_{CC} = MAX$,	$V_0 = 0.4 V$			- 20			- 20	μA
lj .		V _{CC} = MAX,	$V_{\parallel} = 5.5 \text{ V}$			0.1			0.1	mA
۱н		V _{CC} = MAX,	$V_1 = 2.7 V$			20			20	μA
ηL		V _{CC} = MAX,	V ₁ = 0.4 V			-0.1			-0.1	mA
los§		V _{CC} = MAX,	V _O = 0	- 75		- 250	- 75		- 250	mA
			Outputs high							Ì
	'ALS29825		Outputs low							7
		V MAY	Outputs disabled		48			48		7 .
'cc		V _{CC} = MAX	Outputs high		-					⊢ mA
	'ALS29826		Outputs low				†			7
			Outputs disabled	1	48			48		7

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

Additional information on these products can be obtained from the factory as it becomes available.



LSI Devices

 $^{^{\}ddagger}$ All typical values are at V_{CC} = 5 V, T_A = 25 °C.

Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

switching characteristics

PARAMETER	FROM TO		TEST CONDITIONS See Figure 1	Τ _Δ	C = 5 = 25 LS2982 LS2982	°C 25	SN54AL	CC = MIN TO A = MIN TO .S29825 .S29826	MAX [†] SN74AL	.\$29825 .\$29826	UNIT								
			See rigule i	MIN	TYP		MIN	MAX	MIN	MAX	1								
tPLH			C _i = 300 pF						•										
tPHL	CLK	Any O	۸۳۷ ۵	Any O	Any O	Any O	Any O	Any O	Any O	Any Q	ог - 200 рг								ns
^t PLH		Any a	,, u	~ ", "	C _L = 50 pF		6												
^t PHL			OL - 00 Pi		7_														
^t PHL_	CLR	Any Q	C _L = 50 pF		13						ns								
tPZH			C _L = 300 pF								_								
tPZL	oc	Any Q	O[- 000 pi								ns								
tpzH	"	Any a	C _I = 50 pF	_	12]								
tPZL			OL - 00 p.		11														
^t PHZ			C _L = 50 pF								_								
tPLZ	ōc	Any Q	С[= 50 рг								ns l								
tPHZ			C _L = 5 pF		5]								
tPLZ			SE OP.		6				<u> </u>										

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.


Additional information on these products can be obtained from the factory as it becomes available.


D flip-flop signal conventions

It is normal TI practice to name the outputs and other inputs of a D-type flip-flop and to draw its logic symbol based on the assumption of true data (D) inputs. Then outputs that produce data in phase with the data inputs are called $\underline{\Omega}$ and those producing complementary data are called $\overline{\Omega}$. An input that causes a Ω output to go high or a $\overline{\Omega}$ output to go low is called Preset; an input that causes a $\overline{\Omega}$ output to go high or a Ω output to go low is called Clear. Bars are used over these pin names (PRE and \overline{CLR}) if they are active-low.


The devices on this data sheet are second-source designs and the pin-name convention used by the original manufacturer has been retained. That makes it necessary to designate the inputs and outputs of the inverting circuit \overline{D} and \overline{Q} . In some applications it may be advantageous to redesignate the inputs and outputs as \overline{D} and \overline{Q} . In that case, outputs should be renamed as shown below. Also shown are corresponding changes in the graphical symbol. Arbitrary pin numbers are shown in parentheses.

Notice that Q and \overline{Q} exchange names, which causes Preset and Clear to do likewise. Also notice that the polarity indicators (\longrightarrow) on \overline{PRE} and \overline{CLR} remain since these inputs are still active-low, but that the presence or absence of the polarity changes at \overline{D} , Q, and \overline{Q} . Of course pins 5 (Q) is still in phase with the data input D, but now both are considered active high.





PARAMETER MEASUREMENT INFORMATION



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES, THREE-STATE OUTPUTS

- NOTES: A.CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C . All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z₀ = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns.

FIGURE 1



LSI Devices