



Integrated Device Technology, Inc.

# HIGH-SPEED BiCMOS 10-BIT REGISTER

**ADVANCE INFORMATION**  
**IDT54/74FBT821A**  
**IDT54/74FBT821B**  
**IDT54/74FBT821C**

## FEATURES:

- IDT54/74FBT821A equivalent to the 54/74BCT821
- IDT54/74FBT821B 25% faster than the 821A
- IDT54/74FBT821C 10% faster than the 821B
- Significant reduction in ground bounce from standard CMOS devices
- TTL compatible input and output levels
- Low power in all three states
- ±10% power supply for both military and commercial grades
- JEDEC standard pinout for DIP, SOIC and LCC packages
- Military product compliant to MIL-STD-883, Class B


## DESCRIPTION:

The FBT series of BiCMOS registers are built using advanced BiCEMOS™, a dual metal BiCMOS technology. This technology is designed to supply the highest device speeds while maintaining CMOS power levels.

The IDT54/74FBT821A is a buffered, 10-bit wide version of the '374/'574 function.


The FBT series of buffers are ideal for use in designs needing to drive large capacitive loads with low static (DC) current loading. All data inputs have a 200mV typical input hysteresis for improved noise rejection.

## FUNCTIONAL BLOCK DIAGRAM




2638 drw 01

## PIN CONFIGURATIONS



DIP/SOIC/CERPACK  
TOP VIEW



LCC/PLCC  
TOP VIEW

2638 drw 02

BiCEMOS is a trademark of Integrated Device Technology, Inc.

**MILITARY AND COMMERCIAL TEMPERATURE RANGES**


**JUNE 1990**

**PIN DESCRIPTION**

Pin Names	I/O	Description
D <sub>0</sub> -D <sub>9</sub>	I	The D flip-flop data inputs.
$\overline{OE}$	I	Three-state Output Enable input (Active LOW).
CP	I	Clock Pulse for the register; enters data into the register on the LOW-to-HIGH transition.
Y <sub>0</sub> -Y <sub>9</sub>	O	The register three-state outputs.

2638 tbl 01

**LOGIC SYMBOL**



2638 drw 03

**FUNCTION TABLE<sup>(1)</sup>**

Inputs			Output	Function
$\overline{OE}$	D <sub>i</sub>	CP	Y <sub>i</sub>	
H	L	↑	Z	Load Data
H	H	↑	Z	
L	L	↑	L	
L	H	↑	H	

2638 tbl 02

**NOTE:**

- H = HIGH  
L = LOW  
X = Don't Care  
↑ = LOW-to-HIGH Transition  
Z = High Impedance

**ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>**

Symbol	Rating	Commercial	Military	Unit
V <sub>TERM</sub>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
T <sub>A</sub>	Operating Temperature	0 to +70	-55 to +125	°C
T <sub>BIAS</sub>	Temperature Under Bias	-55 to +125	-65 to +135	°C
T <sub>STG</sub>	Storage Temperature	-55 to +125	-65 to +150	°C
P <sub>T</sub>	Power Dissipation	0.5	0.5	W
I <sub>OUT</sub>	DC Output Current	120	120	mA

**NOTE:**

2638 tbl 03

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed V<sub>CC</sub> by +0.5V unless otherwise noted.

**CAPACITANCE (T<sub>A</sub> = +25°C, f = 1.0MHz)**

Symbol	Parameter <sup>(1)</sup>	Conditions	Typ.	Unit
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 0V	6	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 0V	8	pF

**NOTE:**

2638 tbl 04

- This parameter is measured at characterization but not tested.

### DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Commercial: TA = 0°C to +70°C, VCC = 5.0V ± 10%; Military: TA = -55°C to +125°C, VCC = 5.0V ± 10%

Symbol	Parameter	Test Conditions <sup>(1)</sup>	Min.	Typ. <sup>(2)</sup>	Max.	Unit		
V <sub>IH</sub>	Input HIGH Level	Guaranteed Logic HIGH Level	2.0	—	—	V		
V <sub>IL</sub>	Input LOW Level	Guaranteed Logic LOW Level	—	—	0.8	V		
I <sub>IH</sub>	Input HIGH Current	V <sub>CC</sub> = Max., V <sub>I</sub> = 2.7V	—	—	10	μA		
I <sub>IL</sub>	Input LOW Current	V <sub>CC</sub> = Max., V <sub>I</sub> = 0.5V	—	—	-10	μA		
I <sub>OZH</sub>	High Impedance	V <sub>CC</sub> = Max. V <sub>O</sub> = 2.7V	—	—	50	μA		
I <sub>OZL</sub>	Output Current						V <sub>O</sub> = 0.5V	—
I <sub>I</sub>	Input HIGH Current	V <sub>CC</sub> = Max., V <sub>I</sub> = 5.5V	—	—	100	μA		
V <sub>IK</sub>	Clamp Diode Voltage	V <sub>CC</sub> = Min., I <sub>N</sub> = -18mA	—	-0.7	-1.2	V		
I <sub>OS</sub>	Short Circuit Current	V <sub>CC</sub> = Max., V <sub>O</sub> = GND <sup>(3)</sup>	-75	—	-225	mA		
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min. V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OH</sub> = -12mA MIL.	2.4	3.3	—	V	
			I <sub>OH</sub> = -15mA COM'L.					
			I <sub>OH</sub> = -18mA MIL.	2.0	3.0	—	V	
			I <sub>OH</sub> = -24mA COM'L.					
V <sub>OL</sub>	Output LOW Voltage		I <sub>OL</sub> = 32mA MIL.	—	0.3	0.5	V	
			I <sub>OL</sub> = 48mA COM'L.					
V <sub>H</sub>	Input Hysteresis	V <sub>CC</sub> = 5V	—	200	—	mV		
I <sub>OFF</sub>	Bus Leakage Current	V <sub>CC</sub> = 0V, V <sub>O</sub> = 4.5V	—	—	100	μA		
I <sub>CC</sub>	Quiescent Power Supply Current	V <sub>CC</sub> = Max. V <sub>IN</sub> = GND or V <sub>CC</sub>	—	0.2	1.5	mA		

**NOTES:**

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at V<sub>CC</sub> = 5.0V, +25°C ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.

2638 10/05

**POWER SUPPLY CHARACTERISTICS**

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Typ. <sup>(2)</sup>	Max.	Unit
$\Delta I_{CC}$	Quiescent Power Supply Current (Inputs TTL HIGH)	$V_{CC} = \text{Max.}$ $V_{IN} = 3.4V^{(3)}$		—	—	2.0	mA
$I_{CCD}$	Dynamic Power Supply Current <sup>(4)</sup>	$V_{CC} = \text{Max.}$ , Outputs Open $\overline{OE} = \text{GND}$ One Input Toggling 50% Duty Cycle	$V_{IN} = V_{CC}$ $V_{IN} = \text{GND}$	—	—	0.25	mA/ MHz
$I_C$	Total Power Supply Current <sup>(6)</sup>	$V_{CC} = \text{Max.}$ , Outputs Open $f_i = 10\text{MHz}$ , 50% Duty Cycle $\overline{OE} = \text{GND}$ One Bit Toggling	$V_{IN} = V_{CC}$ $V_{IN} = \text{GND}$	—	—	4.0	mA
			$V_{IN} = 3.4V$ $V_{IN} = \text{GND}$	—	—	5.0	
		$V_{CC} = \text{Max.}$ , Outputs Open $f_i = 2.5\text{MHz}$ , 50% Duty Cycle $\overline{OE} = \text{GND}$ Eight Bits Toggling	$V_{IN} = V_{CC}$ $V_{IN} = \text{GND}$	—	—	7.8 <sup>(5)</sup>	
			$V_{IN} = 3.4V$ $V_{IN} = \text{GND}$	—	—	17.8 <sup>(5)</sup>	

2638 tbi 06

**NOTES:**

- For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at  $V_{CC} = 5.0V$ ,  $+25^\circ\text{C}$  ambient, and maximum loading.
- Per TTL driven input ( $V_{IN} = 3.4V$ ); all other inputs at  $V_{CC}$  or  $\text{GND}$ .
- This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
- Values for these conditions are examples of the  $I_{CC}$  formula. These limits are guaranteed but not tested.
- $I_C = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}$

$I_C = I_{CC} + \Delta I_{CC} D_H N_T + I_{CCD} (f_{CP}/2 + f_i N_i)$

$I_{CC} = \text{Quiescent Current}$

$\Delta I_{CC} = \text{Power Supply Current for a TTL High Input } (V_{IN} = 3.4V)$

$D_H = \text{Duty Cycle for TTL Inputs High}$

$N_T = \text{Number of TTL Inputs at } D_H$

$I_{CCD} = \text{Dynamic Current Caused by an Input Transition Pair (HLH or LHL)}$

$f_{CP} = \text{Clock Frequency for Register Devices (Zero for Non-Register Devices)}$

$f_i = \text{input Frequency}$

$N_i = \text{Number of Inputs at } f_i$

All currents are in milliamps and all frequencies are in megahertz.

**SWITCHING CHARACTERISTICS OVER OPERATING RANGE**

Symbol	Parameter	Condition <sup>(1)</sup>	IDT54/74FBT821A				IDT54/74FBT821B				IDT54/74FBT821C				Unit
			Com'l.		Mil.		Com'l.		Mil.		Com'l.		Mil.		
			Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	
tPLH tPHL	Propagation Delay Clock to Y <sub>i</sub> ( $\overline{OE}$ = LOW)	CL = 50pF RL = 500Ω	—	10.0	—	—	—	7.5	—	—	—	6.0	—	—	ns
tPZ tPZL	Output Enable Time $\overline{OE}$ to Y <sub>i</sub>		—	12.0	—	—	—	8.0	—	—	—	7.0	—	—	ns
tPHZ tPLZ	Output Disable Time $\overline{OE}$ to Y <sub>i</sub>		—	8.0	—	—	—	7.5	—	—	—	6.5	—	—	ns
tSU	Data to CP		—	7.0	—	—	—	3.0	—	—	—	3.0	—	—	ns
tH	Data to CP		—	1.0	—	—	—	1.0	—	—	—	1.0	—	—	ns
tW	Clock Pulse Width		—	7.0	—	—	—	5.0	—	—	—	5.0	—	—	ns


**NOTES:**

1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.

2638tbl 07

TEST CIRCUITS AND WAVEFORMS

TEST CIRCUITS FOR ALL OUTPUTS



SWITCH POSITION


Test	Switch
Open Drain Disable Low Enable Low	Closed
All Other Outputs	Open

DEFINITIONS:


CL = Load capacitance: includes jig and probe capacitance.  
RT = Termination resistance: should be equal to ZOUT of the Pulse Generator.

2638 t01 08


SET-UP, HOLD AND RELEASE TIMES




PULSE WIDTH



PROPAGATION DELAY



ENABLE AND DISABLE TIMES




NOTES

- Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
- Pulse Generator for All Pulses: Rate  $\leq 1.0$  MHz;  $Z_o \leq 50\Omega$ ;  $t_r \leq 2.5$  ns;  $t_f \leq 2.5$  ns.

2638 drw 04

**ORDERING INFORMATION**



2638 drw 04