

**PRELIMINARY**  
 Notice: This is not a final specification. Some  
 parametric limits are subject to change.

**MITSUBISHI HIGH SPEED CMOS**  
**M74HCT04P/FP/DP**

**HEX INVERTER WITH LSTTL-COMPATIBLE INPUTS**

**DESCRIPTION**

The M74HCT04 is a semiconductor integrated circuit consisting of six inverters.

**FEATURES**

- TTL level input  $V_{IL}=0.8V$ , max  $V_{IH}=2.0V$ , min
- High-speed: 10ns typ. ( $C_L=15pF$ ,  $V_{CC}=5V$ )
- Low power dissipation:  $5\mu W$ /package, max ( $V_{CC}=5V$ ,  $T_a=25^\circ C$ , quiescent state)
- Capable of driving 10 74LSTTL loads
- Wide operating temperature range:  $T_a=-40\sim+85^\circ C$

**APPLICATION**

General purpose, for use in industrial and consumer digital equipment.

**FUNCTIONAL DESCRIPTION**


Use of silicon gate technology allows the M74HCT04 to maintain the low power dissipation and high noise margin characteristics of the standard CMOS logic 4000B series while giving high-speed performance equivalent to the 74LS04.

As the inputs are TTL level, the device can be used as a level converter from LSTTL to high-speed CMOS. In that case, no pull-up resistors are required.

Buffered outputs Y improve input-to-output transfer characteristics and reduce to a minimum output impedance variations with respect to input voltage variations.


When input A is high, the output Y will become low, and when input A is low, the output Y will become high.

**PIN CONFIGURATION (TOP VIEW)**



Outline  
 14P4  
 14P2N  
 14P2P

**LOGIC DIAGRAM (EACH INVERTER)**



**FUNCTION TABLE**

Input	Output
A	Y
L	H
H	L

**ABSOLUTE MAXIMUM RATINGS** ( $T_a = -40\sim+85^\circ C$ , unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
$V_{CC}$	Supply voltage		$-0.5\sim+7.0$	V
$V_I$	Input voltage		$-0.5\sim V_{CC}+0.5$	V
$V_O$	Output voltage		$-0.5\sim V_{CC}+0.5$	V
$I_{IK}$	Input protection diode current	$V_I < 0V$	-20	mA
		$V_I > V_{CC}$	20	
$I_{OK}$	Output parasitic diode current	$V_O < 0V$	-20	mA
		$V_O > V_{CC}$	20	
$I_O$	Output current per output pin		$\pm 25$	mA
$I_{CC}$	Supply/GND current	$V_{CC}$ , GND	$\pm 50$	mA
$P_d$	Power dissipation	(Note 1)	500	mW
$T_{stg}$	Storage temperature range		$-65\sim+150$	$^\circ C$

Note 1 : M74HCT04FP,  $T_a = -40\sim+60^\circ C$  and  $T_a = 60\sim85^\circ C$  are derated at  $-6mW/^\circ C$ .  
 M74HCT04DP,  $T_a = -40\sim+50^\circ C$  and  $T_a = 50\sim85^\circ C$  are derated at  $-5mW/^\circ C$ .

**HEX INVERTER WITH LSTTL-COMPATIBLE INPUTS**

**RECOMMENDED OPERATING CONDITIONS** ( $T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
$V_{CC}$	Supply voltage	4.5		5.5	V
$V_i$	Input voltage	0		$V_{CC}$	V
$V_o$	Output voltage	0		$V_{CC}$	V
$T_{opr}$	Operating temperature range	-40		+85	$^\circ\text{C}$
$t_r, t_f$	Input risetime, falltime	0		500	ns

**ELECTRICAL CHARACTERISTICS** ( $V_{CC} = 5V \pm 10\%$ , unless otherwise noted)

Symbol	Parameter	Test conditions	Limits					Unit	
			25 $^\circ\text{C}$			-40 $\sim$ +85 $^\circ\text{C}$			
			Min	Typ	Max	Min	Max		
$V_{IH}$	High-level input voltage	$V_o = 0.1V$ $ I_o  = 20\mu A$	2.0				2.0		V
$V_{IL}$	Low-level input voltage	$V_o = V_{CC} - 0.1V$ $ I_o  = 20\mu A$			0.8			0.8	V
$V_{OH}$	High-level output voltage	$V_i = V_{IL}$	$I_{OH} = -20\mu A$				$V_{CC} - 0.1$		
			$I_{OH} = -4.0mA, V_{CC} = 4.5V$ $I_{OH} = -4.8mA, V_{CC} = 5.5V$	4.18 5.18			4.13 5.13		
$V_{OL}$	Low-level output voltage	$V_i = V_{IH}$	$I_{OL} = 20\mu A$			0.1		0.1	
			$I_{OL} = 4.0mA, V_{CC} = 4.5V$ $I_{OL} = 4.8mA, V_{CC} = 5.5V$			0.26 0.26		0.33 0.33	
$I_{IH}$	High-level input current	$V_i = V_{CC}$				0.1		1.0	$\mu A$
$I_{IL}$	Low-level input current	$V_i = GND$				-0.1		-1.0	$\mu A$
$I_{CC}$	Quiescent supply current	$V_i = V_{CC}, GND, I_o = 0\mu A$				1.0		10.0	$\mu A$
$\Delta I_{CC}$	Maximum quiescent supply current	$V_i = 2.4V, 0.4V$ (Note 2)				2.7		2.9	mA

Note 2 : Only one input is set at this value and all other inputs are fixed at  $V_{CC}$  or GND.

**SWITCHING CHARACTERISTICS** ( $V_{CC} = 5V, T_a = 25^\circ\text{C}$ )

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_{TLH}$	Low-level to high-level and high-level to low-level	$C_L = 15pF$ (Note 4)			10	ns
$t_{THL}$	output transition time				10	ns
$t_{PLH}$	Low-level to high-level and high-level to low-level				15	ns
$t_{PHL}$	output propagation time				15	ns

**SWITCHING CHARACTERISTICS** ( $V_{CC} = 5V \pm 10\%, T_a = -40 \sim +85^\circ\text{C}$ )

Symbol	Parameter	Test conditions	Limits					Unit
			25 $^\circ\text{C}$			-40 $\sim$ +85 $^\circ\text{C}$		
			Min	Typ	Max	Min	Max	
$t_{TLH}$	Low-level to high-level and high-level to low-level	$C_L = 50pF$ (Note 4)			15		19	ns
$t_{THL}$	output transition time				15		19	ns
$t_{PLH}$	Low-level to high-level and high-level to low-level				18		24	ns
$t_{PHL}$	output propagation time				18		24	ns
$C_i$	Input capacitance					10		pF
$C_{PD}$	Power dissipation capacitance (Note 3)							pF


Note 3 :  $C_{PD}$  is the internal capacitance of the IC calculated from operation supply current under no-load conditions. (per inverter)

The power dissipated during operation under no-load conditions is calculated using the following formula:

$$P_D = C_{PD} \cdot V_{CC}^2 \cdot f_i + I_{CC} \cdot V_{CC}$$


HEX INVERTER WITH LSTTL-COMPATIBLE INPUTS

Note 4 : Test Circuit



- (1) The pulse generator (PG) has the following characteristics (10%~90%):  $t_r = 6\text{ns}$ ,  $t_f = 6\text{ns}$
- (2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.

TIMING DIAGRAM



MITSUBISHI HIGH SPEED CMOS  
PACKAGE OUTLINES




6249827 MITSUBISHI (DGTL LOGIC)

91D 12849

D T-90-20




TYPE 14P4 14-PIN MOLDED PLASTIC DIP

Dimension in mm



TYPE 16P4 16-PIN MOLDED PLASTIC DIP



Dimension in mm



MITSUBISHI HIGH SPEED CMOS  
**PACKAGE OUTLINES**

6249827 MITSUBISHI (DGTL LOGIC)

91D 12850 D.T-90-20



2933

G-02

1-52





MITSUBISHI ELECTRIC CO. TOKYO, JAPAN

MITSUBISHI HIGH SPEED CMOS  
PACKAGE OUTLINES


6249827 MITSUBISHI (DGTL LOGIC)

91D 12851 D T-90.20




TYPE 20P2N 20PIN MOLDED PLASTIC SOP

Dimension in mm





TYPE 24P2 24PIN MOLDED PLASTIC SOP

Dimension in mm



6249827 MITSUBISHI (DGTL LOGIC)

91D 12853 D T90-20






MITSUBISHI HIGH SPEED CMOS  
PACKAGE OUTLINES

6249827 MITSUBISHI (DGTL LOGIC)

91D 12854 D T-90-20



Vertical text on the left margin.