

Data sheet acquired from Harris Semiconductor SCHS122C

CD54/74HC4051, CD54/74HCT4051, CD54/74HC4052, CD74HCT4052, CD54/74HC4053, CD74HCT4053

High Speed CMOS Logic Analog Multiplexers/Demultiplexers

November 1997 - Revised March 2002

Features

•	Wide Analog	Input	Voltage	Range	±5V	Max
---	-------------	-------	---------	-------	-----	-----

· Low "On" Resistance

- 70Ω Typical (V_{CC} V_{EE} = 4.5V)
- 40Ω Typical (V_{CC} V_{FF} = 9V)
- Low Crosstalk between Switches
- Fast Switching and Propagation Speeds
- · "Break-Before-Make" Switching
- Wide Operating Temperature Range . . -55°C to 125°C
- CD54HC/CD74HC Types
 - Operation Control Voltage2V to 6V - Switch Voltage0V to 10V
 - High Noise Immunity . . . N_{IL} = 30%, N_{IH} = 30% of V_{CC}, V_{CC} = 5V
- CD54HCT/CD74HCT Types
 - Operation Control Voltage4.5V to 5.5V

 - Direct LSTTL Input
 - Logic Compatibility ... V_{IL} = 0.8V Max, V_{IH} = 2V Min
 - CMOS Input Compatibility I_I \leq 1 μ A at V_{OL}, V_{OH}

Description

These devices are digitally controlled analog switches which utilize silicon gate CMOS technology to achieve operating speeds similar to LSTTL with the low power consumption of standard CMOS integrated circuits.


These analog multiplexers/demultiplexers control analog voltages that may vary across the voltage supply range (i.e. V_{CC} to V_{EE}). They are bidirectional switches thus allowing any analog input to be used as an output and visa-versa. The switches have low "on" resistance and low "off" leakages. In addition, all three devices have an enable control which, when high, disables all switches to their "off" state.


Ordering Information

PART NUMBER	TEMP. RANGE (°C)	PACKAGE
CD54HC4051F	-55 to 125	16 Ld CERDIP
CD54HC4051F3A	-55 to 125	16 Ld CERDIP
CD74HC4051E	-55 to 125	16 Ld PDIP
CD74HC4051M	-55 to 125	16 Ld SOIC
CD74HC4051NSR	-55 to 125	16 Ld SOP
CD54HCT4051F3A	-55 to 125	16 Ld CERDIP
CD74HCT4051E	-55 to 125	16 Ld PDIP
CD74HCT4051M	-55 to 125	16 Ld SOIC
CD54HC4052F	-55 to 125	16 Ld CERDIP
CD54HC4052F3A	-55 to 125	16 Ld CERDIP
CD74HC4052E	-55 to 125	16 Ld PDIP
CD74HC4052M	-55 to 125	16 Ld SOIC
CD74HC4052NSR	-55 to 125	16 Ld SOP
CD74HCT4052E	-55 to 125	16 Ld PDIP
CD74HCT4052M	-55 to 125	16 Ld SOIC
CD74HCT4052SM	-55 to 125	16 Ld SSOP
CD54HC4053F	-55 to 125	16 Ld CERDIP
CD54HC4053F3A	-55 to 125	16 Ld CERDIP
CD74HC4053E	-55 to 125	16 Ld PDIP
CD74HC4053M	-55 to 125	16 Ld SOIC
CD74HC4053NSR	-55 to 125	16 Ld SOP
CD74HCT4053E	-55 to 125	16 Ld PDIP
CD74HCT4053M	-55 to 125	16 Ld SOIC
CD74HCT4053PW	-55 to 125	16 Ld TSSOP

NOTES:

- When ordering, use the entire part number. Add the suffix 96 to obtain the variant in the tape and reel. For the TSSOP package only, add the suffix R to obtain the variant in the tape and reel.
- Wafer or die is available which meets all electrical specifications.
 Please contact your local TI sales office or customer service for ordering information.





TRUTH TABLE HC/HCT4051

	INPUT STATES									
ENABLE	S ₂	S ₁	S ₀	"ON" CHANNELS						
L	L	L	L	A0						
L	L	L	Н	A1						
L	L	Н	L	A2						
L	L	Н	Н	А3						
L	Н	L	L	A4						
L	Н	L	Н	A5						
L	Н	Н	L	A6						
L	Н	Н	Н	A7						
Н	Х	Х	Х	None						

X = Don't care

Functional Diagram of 'HC4052, CD74HCT4052 A CHANNELS IN/OUT \widehat{A}_3 A₂ A₀ v_{cc} 11) (15) (14) (12) TG TG TG **COMMON A** BINARY TG OUT/IN то LOGIC 1 OF 4 DECODER WITH ENABLE s₁ 9 **LEVEL** CONVERSION COMMON B TG OUT/IN s₀ (10) TG **E** 6 TG TG 7 V_{EE} В₀ B_3 **B CHANNELS IN/OUT**

TRUTH TABLE 'HC4052, CD74HCT4052

ı	NPUT STATES	"ON"	
ENABLE	S ₁	S ₀	CHANNELS
L	L	L	A0, B0
L	L	Н	A1, B1
L	Н	L	A2. B2
L	L H		A3, B3
Н	Х	Х	None

X = Don't care

Functional Diagram of 'HC4053, CD74HCT4053 IN/OUT **BINARY TO** v_{cc} 1 OF 2 C₀ $\overline{C_1}$ B₁ B₀ A₁ LOGIC LEVEL **DECODERS** (16) (13) (12) CONVERSION WITH ENABLE (3) (5) (1) (2) TG A COMMON OUT/IN (14) s₀ (11) TG TG S₁ (10) **B COMMON** (15) OUT/IN TG TG s_2 (9) C COMMON OUT/IN TG **E** 6 (8) GND

TRUTH TABLE 'HC4053, CD74HCT4053

	INPUT STATES									
ENABLE	S ₀	S ₁	S ₂	"ON" CHANNELS						
L	L	L	L	C0, B0, A0						
L	Н	L	L	C0, B0, A1						
L	L	Н	L	C0, B1, A0						
L	Н	Н	L	C0, B1, A1						
L	L	L	Н	C1, B0, A0						
L	Н	L	Н	C1, B0, A1						
L	L	Н	Н	C1, B1, A0						
L	Н	Н	Н	C1, B1, A1						
Н	Х	Х	Х	None						

X = Don't care

Absolute Maximum Ratings (Note 3)

DC Supply Voltage, V _{CC} - V _{EE} 0.5V to 10.5V
DC Supply Voltage, V _{CC} 0.5V to +7V
DC Supply Voltage, V _{EE} +0.5V to -7V
DC Input Diode Current, I _{IK}
For $V_1 < -0.5V$ or $V_1 > V_{CC} + 0.5V$ ±20mA
DC Switch Diode Current, I _{OK}
For V _I < V _{EE} -0.5V or V _I > V _{CC} + 0.5V±20mA
DC Switch Current, (Note 2)
For $V_I > V_{EE}$ -0.5V or $V_I < V_{CC} + 0.5V$ ±25mA
DC V _{CC} or Ground Current, I _{CC} ±50mA
DC V _{EE} Current, I _{EE} 20mA

Thermal Information

Package I nermai impedance, θ_{JA} (see Note 4):
PDIP Package
SOIC Package
SOP Package64°C/W
TSSOP Package
Maximum Junction Temperature
Maximum Storage Temperature Range65°C to 150°C
Maximum Lead Temperature (Soldering 10s)300°C

Recommended Operating Conditions

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges

PARAMETER	MIN	MAX	UNITS
Supply Voltage Range (For T_A = Full Package Temperature Range), V_{CC} (Note 5) CD54/74HC Types	2	6	V
CD54/74HCT Types	4.5	5.5	V
Supply Voltage Range (For T_A = Full Package Temperature Range), V_{CC} - V_{EE} CD54/74HC Types, CD54/74HCT Types (See Figure 1)	2	10	V
Supply Voltage Range (For T _A = Full Package Temperature Range), V _{EE} (Note 5) CD54/74HC Types, CD54/74HCT Types (See Figure 2)	0	-6	V
DC Input Control Voltage, V _I	GND	V _{CC}	V
Analog Switch I/O Voltage, V _{IS}	V _{EE}	Vcc	V
Operating Temperature, T _A	-55	125	°C
Input Rise and Fall Times, $t_{\rm f}$, $t_{\rm f}$ 2V	0	1000	ns
4.5V	0	500	ns
6V	0	400	ns

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTES:

- 3. All voltages referenced to GND unless otherwise specified.
- 4. The package thermal impedance is calculated in accordance with JESD 51-7.
- 5. In certain applications, the external load resistor current may include both V_{CC} and signal line components. To avoid drawing V_{CC} current when switch current flows into the transmission gate inputs, the voltage drop across the bidirectional switch must not exceed 0.6V (calculated from r_{ON} values shown in Electrical Specifications table). No V_{CC} current will flow through R_L if the switch current flows into terminal 3 on the HC/HCT4051; terminals 3 and 13 on the HC/HCT4052; terminals 4, 14 and 15 on the HC/HCT4053.

Recommended Operating Area as a Function of Supply Voltages




FIGURE 1.




FIGURE 2.

DC Electrical Specifications

	TEST CONDITIONS					AMBIENT TEMPERATURE, TA						
	V _{IS}	V _I	V _{EE}	v _{cc}	25°C			-40°C -		-55°C - 125°C		1
PARAMETER	(V)	(V)	(V)	(v)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
HC TYPES				-	-	=	-	=			=	-
High Level Input Voltage,				2	1.5	-	-	1.5	-	1.5	-	V
V _{IH}				4.5	3.15	-	-	3.15	-	3.15	0	٧
				6	4.2	-	-	4.2	-	4.2	-	٧
Low Level Input Voltage,				2	-	-	0.5	-	0.5	-	0.5	٧
V_{IL}				4.5	-	-	1.35	-	1.35	-	1.35	٧
				6	-	-	1.8	-	1.8	-	1.8	V
On Resistance, r _{ON}	V _{CC} or V _{EE}	V _{IL} or	0	4.5	-	70	160	-	200	-	240	Ω
I _O = 1mA, (Figure 11)		V _{IH}	0	6	-	60	140	-	175	-	210	Ω
			-4.5	4.5	-	40	120	-	150	-	180	Ω
	V _{CC} to V _{EE}		0	4.5	-	90	180	-	225	-	270	Ω
			0	6	-	80	160	-	200	-	240	Ω
			-4.5	4.5	-	45	130	-	162	-	195	Ω
Maximum On Resistance			0	4.5	-	10	-	-	-	-	-	Ω
Between any Two Channels, Δr _{ON}			0	6	-	8.5	-	-	-	-	-	Ω
olv			-4.5	4.5	-	5	-	-	-	-	-	Ω
Switch On/Off Leakage Current, I _{IZ}	For Switch Off: When V _{IS} = V _{CC} ,	V _{IL} or V _{IH}										
1 and 2 Channels	$V_{OS} = V_{EE};$ When $V_{IS} = V_{EE},$		0	6	-	-	±0.1	-	±1	-	±1	μΑ
4053	$V_{OS} = V_{CC}$		-5	5	-	-	±0.1	-	±1	-	±1	μΑ
4 Channels	For Switch On: All Applicable		0	6	-	-	±0.1	-	±1	-	±1	μΑ
4052	Combinations of V _{IS} and V _{OS}		-5	5	-	-	±0.2	-	±2	-	±2	μΑ
8 Channels	Voltage Levels		0	6	-	-	±0.2	-	±2	-	±2	μΑ
4051			-5	5	-	-	±0.4	-	±4	-	±4	μА
Control Input Leakage Current, I _{IL}		V _{CC} or GND	0	6	-	-	±0.1	-	±1	-	±1	μА
Quiescent Device Current, I _{CC}	When $V_{IS} = V_{EE}$, $V_{OS} = V_{CC}$	V _{CC} or GND	0	6	-	-	8	-	80	-	160	μА
I _O = 0	When $V_{IS} = V_{CC}$, $V_{OS} = V_{EE}$		-5	5	-	-	16	-	160	-	320	μА

DC Electrical Specifications (Continued)

	TEST (TEST CONDITIONS				AMBIENT TEMPERATURE, TA								
	V		V	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	25°C		-40°C	- 85°C	-55°C - 125°C		1			
PARAMETER	V _{IS} (V)	(V)	V _{EE} (V)	V _{CC} (V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS		
HCT TYPES	!													
High Level Input Voltage, VIH				4.5 to 5.5	2	-	-	2	-	2	-	V		
Low Level Input Voltage, V _{IL}				4.5 to 5.5	-	-	0.8	-	0.8	-	0.8	V		
On Resistance, r _{ON}	V _{CC} or V _{EE}	V _{IL} or	0	4.5	-	70	160	-	200	-	240	Ω		
I _O = 1mA, (Figure 15)		V _{IH}	-	-	-	-	-	-	-	-	-	Ω		
			-4.5	4.5	-	40	120	-	150	-	180	Ω		
	V _{CC} to V _{EE}	1	0	4.5	-	90	180	-	225	-	270	Ω		
			-	-	-	-	-	-	-	-	-	Ω		
			-4.5	4.5	-	45	130	-	162	-	195	Ω		
Maximum On Resistance			0	4.5	-	10	-	-	-	-	-	Ω		
Between any Two Channels, ∆r _{ON}			-	-	-	-	-	-	-	-	-	Ω		
ON			-4.5	4.5	-	5	-	-	-	-	-	Ω		
Switch On/Off Leakage Current, I _{IZ}	For Switch Off: When V _{IS} = V _{CC} ,	V _{IL} or V _{IH}												
1 and 2 Channels	$V_{OS} = V_{EE};$ When $V_{IS} = V_{EE},$ $V_{OS} = V_{CC}$ For Switch On: All Applicable		0	6	-	-	±0.1	-	±1	-	±1	μΑ		
4053		$V_{OS} = V_{CC}$	$V_{OS} = V_{CC}$		-5	5	-	-	±0.1	-	±1	-	±1	μΑ
4 Channels			0	6	-	-	±0.1	-	±1	-	±1	μΑ		
4052	Combinations of V _{IS} and V _{OS}		-5	5	-	-	±0.2	-	±2	-	±2	μА		
8 Channels	Voltage Levels		0	6	-	-	±0.2	-	±2	-	±2	μΑ		
4051	1		-5	5	-	-	±0.4	-	±4	-	±4	μΑ		
Control Input Leakage Current, I _{IL}	-	(Note 7)	-	5.5	-	-	±0.1	-	±1	-	±1	μА		
Quiescent Device Current, I _{CC}	When $V_{IS} = V_{EE}$, $V_{OS} = V_{CC}$	V _{CC} or GND	0	5.5	-	-	8	-	80	-	160	μА		
I _O = 0	When $V_{IS} = V_{CC}$, $V_{OS} = V_{EE}$		-4.5	5.5	-	-	16	-	160	-	320	μА		
Additional Quiescent Device Current, ΔI _{CC} (Note 6) Per Input Pin: 1 Unit Load		V _{CC} - 2.1		4.5 to 5.5	-	100	360	-	450	-	490	μА		

NOTES:

- 6. For dual supply systems theoretical worst case ($V_I = 2.4V$, $V_{CC} = 5.5V$) specification is 1.8mA.
- 7. Any voltage between $V_{\mbox{\footnotesize CC}}$ and GND.

HCT Input Loading Table

TYPE	INPUT	UNIT LOADS (NOTE)
4051, 4053	All	0.5
4052	All	0.4

NOTE: Unit load is ΔI_{CC} limit specified in DC Specifications table, e.g., 360mA max. at 25°C.

Switching Specifications V_{CC} = 5V, T_A = 25°C, Input t_r , t_r = 6ns

				TYP	ICAL			
	C _L	4051		4052		4053		
PARAMETER	(pF)	нс	нст	нс	нст	нс	нст	UNITS
Propagation Delay								
Switch IN to OUT, t _{PHL} , t _{PLH}	15	4	4	4	4	4	4	ns
Switch Turn-Off (S or $\overline{\mathbb{E}}$), t _{PHZ} , t _{PLZ}	15	19	19	21	21	18	18	ns
Switch Turn-On (S or $\overline{\mathbb{E}}$), t _{PZH} , t _{PZL}	15	19	23	27	29	18	20	ns
Power Dissipation Capacitance, C _{PD} (Note 8)	-	50	52	74	76	38	42	pF

NOTE:

8. C_{PD} is used to determine the dynamic power consumption, per package. $P_D = C_{PD} \ V_{CC}^2 \ f_I + \Sigma \ (C_L + C_S) \ V_{CC}^2 \ f_O$ $f_O =$ output frequency

 f_{I} = input frequency

C_L = output load capacitance

 C_S = switch capacitance

 V_{CC} = supply voltage

Switching Specifications $C_L = 50pF$, Input t_r , $t_r = 6ns$

							A	MBIEN	IT TEM	PERAT	URE, T	Α				
					25°C				-40°C - 85°C			-55°C - 125°C				
		v	v	Н	нс		нст		нс		нст		нс		нст	
PARAMETER	t	V _{EE} (V)	V _{CC} (V)	MIN	MAX	MIN	МАХ	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
Propagation Delay,		0	2	-	60	-	-	-	75	-	-	-	90	-	-	ns
In to Out, t _{PLH} , t _{PHL}		0	4.5	-	12	-	12	-	15	-	15	-	18	-	18	ns
		0	6	-	10	-	-	-	13	-	-	-	15	-	-	ns
		-4.5	4.5	-	8	-	8	-	10	-	10	-	12	-	12	ns
Maximum Switch Turn "Off" Delay	4051	0	2	-	225	-	-	-	280	-	-	-	340	-	-	ns
from S or E to		0	4.5	-	45	-	45	-	56	-	56	i	68	-	68	ns
Switch Output to the text of t		0	6	-	38	-	-	-	48	-	-	Ī	57	-	-	ns
		-4.5	4.5	-	32	-	32	-	40	-	40	-	48	-	48	ns
	4052	0	2	-	250	-	-	-	315	-	-	-	375	-	-	ns
		0	4.5	-	50	-	50	-	63	-	63	i	75	-	75	ns
		0	6	-	43	-	-	-	54	-	-	-	65	-	-	ns
		-4.5	4.5	-	38	-	38	-	48	-	48	-	57	-	57	ns
	4053	0	2	-	210	-	-	-	265	-	-	Ī	315	-	-	ns
		0	4.5	-	42	-	44	-	53	-	55	ī	63	-	66	ns
		0	6	-	36	-	-	-	45	-	-	-	54	-	-	ns
		-4.5	4.5	-	29	-	31	-	36	-	39	-	44	-	47	ns

Switching Specifications $C_L = 50 pF$, Input t_r , $t_r = 6 ns$ (Continued)

							Α	MBIENT TEMPERATURE, T _A								
				25°C			-40°C - 85°C			-55°C - 125°C				1		
		V _{EE}	v	Н	нс нст		СТ	нс		нст		нс		нст		
PARAMETER	PARAMETER		V _{CC} (V)	MIN	MAX	MIN	МАХ	MIN	MAX	MIN	MAX	MIN	МАХ	MIN	MAX	UNITS
Maximum Switch	4051	0	2	-	225	-	-	-	280	-	-	-	340	-	-	ns
Turn "On" Delay from S or E to		0	4.5	-	45	-	55	-	56	-	69	-	68	-	83	ns
Switch Output t _{PZL} , t _{PZH}		0	6	-	38	-	-	-	48	-	-	-	57	-	-	ns
		-4.5	4.5	-	32	-	39	-	40	-	49	-	48	-	59	ns
	4052	0	2	-	325	-	-	-	405	-	-	-	490	-	-	ns
		0	4.5	-	65	-	70	-	81	-	68	-	98	-	105	ns
		0	6	-	55	-	-	-	69	-	-	-	83	-	-	ns
		-4.5	4.5	-	46	-	48	-	58	-	60	-	69	-	72	ns
	4053	0	2	-	220	-	-	-	275	-	-	-	330	-	-	ns
		0	4.5	-	44	-	48	-	55	-	60	-	66	-	72	ns
		0	6	-	37	-	-	-	47	-	-	-	56	-	-	ns
		-4.5	4.5	-	31	-	34	-	39	-	43	-	47	-	51	ns
Input (Control) Capacitance, C _I	•	-	-	-	10	-	10	-	10	-	10	-	10	-	10	pF

Analog Channel Specifications Typical Values at $T_A = 25^{\circ}C$

PARAMETER	TEST CONDITIONS	HC/HCT TYPES	V _{EE} (V)	V _{CC} (V)	HC/ HCT	UNITS
Switch Input Capacitance, C _I		All	-	-	5	pF
Common Output Capacitance, C _{COM}		4051	-	-	25	pF
		4052	-	-	12	pF
		4053	-	-	8	pF
Minimum Switch Frequency Response at -3dB, f _{MAX}	See Figure 3, Notes 9, 10	4051			145	MHz
(Figures 12, 14, 16)		4052	-2.25	2.25	165	MHz
		4053			200	MHz
		4051			180	MHz
		4052	-4.5	4.5	185	MHz
		4053			200	MHz


Analog Channel Specifications Typical Values at T_A = 25°C

PARAMETER	TEST CONDITIONS	HC/HCT TYPES	V _{EE} (V)	V _{CC} (V)	HC/ HCT	UNITS
Crosstalk Between any Two Switches (Note 12)	See Figure 4,	4051			N/A	dB
	Notes 10, 11	4052	-2.25	2.25	(TBE)	dB
		4053			(TBE)	dB
		4051			N/A	dB
		4052	-4.5	4.5	(TBE)	dB
		4053			(TBE)	dB
Sinewave Distortion	See Figure 5	All	-2.25	2.25	0.035	%
		All	-4.5	4.5	0.018	%
E or S to Switch Feedthrough Noise	See Figure 6	4051	-2.25 -4.5	2.25		mV
	Notes 10, 11	4052			(TBE)	mV
		4053				mV
		4051				mV
		4052		4.5	(TBE)	mV
		4053				mV
Switch "OFF" Signal Feedthrough (Figures 13, 15, 17)	See Figure 7	4051			-73	dB
	Notes 10, 11	4052	-2.25	2.25	-65	dB
		4053			-64	dB
		4051			-75	dB
		4052	-4.5	4.5	-67	dB
		4053			-66	dB

NOTES:

- 9. Adjust input voltage to obtain 0dBm at V_{OS} for f_{IN} = 1MHz.
- 10. V_{IS} is centered at (V_{CC} V_{EE})/2.
- 11. Adjust input for 0dBm.
- 12. Not applicable for HC/HCT4051.

Test Circuits and Waveforms







FIGURE 3. FREQUENCY RESPONSE TEST CIRCUIT

FIGURE 4. CROSSTALK BETWEEN TWO SWITCHES TEST CIRCUIT






FIGURE 5. SINEWAVE DISTORTION TEST CIRCUIT

FIGURE 6. CONTROL TO SWITCH FEEDTHROUGH NOISE TEST CIRCUIT




FIGURE 7. SWITCH OFF SIGNAL FEEDTHROUGH

Test Circuits and Waveforms (Continued)





FIGURE 8A.







FIGURE 8B. HC TYPES

FIGURE 8C. HCT TYPES

FIGURE 8. SWITCH PROPAGATION DELAY, TURN-ON, TURN-OFF TIMES






FIGURE 9. SWITCH ON/OFF PROPAGATION DELAY TEST CIRCUIT

FIGURE 10. SWITCH IN TO SWITCH OUT PROPAGATION DELAY TEST CIRCUIT

Typical Performance Curves





FIGURE 11. TYPICAL ON RESISTANCE vs INPUT SIGNAL VOLTAGE







FIGURE 12. CHANNEL ON BANDWIDTH (HC/HCT4051)

FIGURE 13. CHANNEL OFF FEEDTHROUGH (HC/HCT4051)







FIGURE 14. CHANNEL ON BANDWIDTH (HC/HCT4052)

FIGURE 15. CHANNEL OFF FEEDTHROUGH (HC/HCT4052)

Typical Performance Curves (Continued)







FIGURE 16. CHANNEL ON BANDWIDTH (HC/HCT4053)

FIGURE 17. CHANNEL OFF FEEDTHROUGH (HC/HCT4053)



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:


Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated

PW (R-PDSO-G**)

14 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated

PRODUCT FOLDER | PRODUCT INFO: FEATURES | DESCRIPTION | DATASHEETS | PRICING/AVAILABILITY/PKG | SAMPLES | APPLICATION NOTES | RELATED DOCUMENTS

PRODUCT SUPPORT: TRAINING

CD74HC4053, High Speed CMOS Logic Analog Multiplexers/Demultiplexers

DEVICE STATUS: ACTIVE

PARAMETER NAME CD54HC4053
Voltage Nodes (V) 6, 5, 2

FEATURES Back to Top

- Wide Analog Input Voltage Range ±5V Max
- Low "On" Resistance
 - \circ 70 Ω Typical ($V_{CC} V_{EE} = 4.5V$)
 - $_{\circ}$ 40 Ω Typical ($V_{CC} V_{EE} = 9V$)
- · Low Crosstalk between Switches
- Fast Switching and Propagation Speeds
- "Break-Before-Make" Switching
- Wide Operating Temperature Range . . −55°C to 125°C
- CD54HC/CD74HC Types
 - o Operation Control Voltage 2V to 6V

 - High Noise Immunity . . . $N_{IL} = 30\%$, $N_{IH} = 30\%$ of V_{CC} , $V_{CC} = 5V$
- CD54HCT/CD74HCT Types
 - o Operation Control Voltage 4.5V to 5.5V

 - $_{\odot}$ Direct LSTTL Input Logic Compatibility . . . V_{IL} = 0.8V Max, V_{IH} = 2V Min
 - $_{\circ}$ CMOS Input Compatibility. I_I ≤ 1uA at V_{OL}, V_{OH}

DESCRIPTION ABack to Top

These devices are digitally controlled analog switches which utilize silicon gate CMOS technology to achieve operating speeds similar to LSTTL with the low power consumption of standard CMOS integrated circuits.

These analog multiplexers/demultiplexers control analog voltages that may vary across the voltage supply range (i.e. V_{CC} to V_{EE}). They are bidirectional switches thus allowing any analog input to be used as an output and visa-versa. The switches have low "on" resistance and low "off" leakages. In addition, all three devices have an enable control which, when high, disables all switches to their "off" state.

TECHNICAL RESOURCES

Back to Top

To view the following documents, Acrobat Reader 4.0 is required.

To download a document to your hard drive, right-click on the link and choose 'Save'.

DATASHEET ▲Back to Top

Full datasheet in Acrobat PDF: cd74hc4053.pdf (119 KB,Rev.C) (Updated: 03/13/2002)

APPLICATION NOTES

Back to Top

Product Folder: CD74HC4053, High Speed CMOS Logic Analog Multiplexers/Demultiplexers

- CMOS Power Consumption and CPD Calculation (Rev. B) (SCAA035B Updated: 06/01/1997)
- Designing With Logic (Rev. C) (SDYA009C Updated: 06/01/1997)
- Evaluation of Nickel/Palladium/Gold-Finished Surface-Mount Integrated Circuits (SZZA026 Updated: 06/20/2001)
- HCMOS Design Considerations (SCLA007 Updated: 04/01/1996)
- Implications of Slow or Floating CMOS Inputs (Rev. C) (SCBA004C Updated: 02/01/1998)
- Input and Output Characteristics of Digital Integrated Circuits (SDYA010 Updated: 10/01/1996)
- Live Insertion (SDYA012 Updated: 10/01/1996)
- SN54/74HCT CMOS Logic Family Applications and Restrictions (SCLA011 Updated: 05/01/1996)
- Selecting the Right Texas Instruments Signal Switch (SZZA030 Updated: 09/07/2001)
- Using High Speed CMOS and Advanced CMOS in Systems With Multiple Vcc (SCLA008 Updated: 04/01/1996)

RELATED DOCUMENTS

Back to Top

- Advanced Bus Interface Logic Selection Guide (SCYT126, 448 KB Updated: 01/09/2001)
- Documentation Rules (SAP) And Ordering Information (Rev. B) (SZZU001B, 13 KB Updated: 05/06/1999)
- Logic Selection Guide First Half 2002 (Rev. Q) (SDYU001Q, 3368 KB Updated: 12/17/2001)
- MicroStar Junior BGA Design Summary (SCET004, 167 KB Updated: 07/28/2000)
- More Power In Less Space Technical Article (Rev. A) (SCAU001A, 850 KB Updated: 03/01/1996)
- Overview of IEEE Std 91-1984, Explanation of Logic Symbols Training Booklet (Rev. A) (SDYZ001A, 138 KB Updated: 07/01/1996)

SAMPLES					<u>▲Back to Top</u>
ORDERABLE DEVICE	<u>PACKAGE</u>	<u>PINS</u>	TEMP (°C)	<u>STATUS</u>	<u>SAMPLES</u>
CD74HC4053E	<u>N</u>	16	-55 TO 125	ACTIVE	Request Samples
CD74HC4053M	<u>D</u>	16	-55 TO 125	ACTIVE	Request Samples
CD74HC4053PWR	<u>PW</u>	16	-55 TO 125	ACTIVE	Request Samples

PRICING/AVAILABIL	ITY/PKG						<u> ■Back to Top</u>
ORDERABLE DEVICE	PACKAGE	PINS	TEMP (°C)	STATUS	BUDGETARY PRICE US\$/UNIT QTY=1000+	PACK QTY	PRICING/AVAILABILITY/PKG
CD74HC4053E	<u>N</u>	16	-55 TO 125	ACTIVE	0.36	25	Check stock or order
CD74HC4053M	<u>D</u>	16	-55 TO 125	ACTIVE	0.36	40	Check stock or order
CD74HC4053M96	<u>D</u>	16	-55 TO 125	ACTIVE	0.36	2500	Check stock or order
CD74HC4053NSR	<u>NS</u>	16		ACTIVE	0.60	2000	Check stock or order
CD74HC4053PWR	<u>PW</u>	16	-55 TO 125	ACTIVE	0.60	2000	Check stock or order

Table Data Updated on: 5/5/2002

Products | Applications | Support | TI&ME

PRODUCT FOLDER | PRODUCT INFO: FEATURES | DESCRIPTION | DATASHEETS | PRICING/AVAILABILITY/PKG | SAMPLES | APPLICATION NOTES | RELATED DOCUMENTS

PRODUCT SUPPORT: TRAINING

CD74HC4051, High Speed CMOS Logic Analog Multiplexers/Demultiplexers

DEVICE STATUS: ACTIVE

PARAMETER NAME CD54HC4051
Voltage Nodes (V) 6, 5, 2

FEATURES

Back to Top

- Wide Analog Input Voltage Range ±5V Max
- Low "On" Resistance
 - \circ 70 Ω Typical ($V_{CC} V_{EE} = 4.5V$)
 - $_{\circ}$ 40 Ω Typical ($V_{CC} V_{EE} = 9V$)
- · Low Crosstalk between Switches
- Fast Switching and Propagation Speeds
- "Break-Before-Make" Switching
- Wide Operating Temperature Range . . −55°C to 125°C
- CD54HC/CD74HC Types
 - o Operation Control Voltage 2V to 6V

 - High Noise Immunity . . . $N_{IL} = 30\%$, $N_{IH} = 30\%$ of V_{CC} , $V_{CC} = 5V$
- CD54HCT/CD74HCT Types
 - o Operation Control Voltage 4.5V to 5.5V

 - $_{\odot}$ Direct LSTTL Input Logic Compatibility . . . V_{IL} = 0.8V Max, V_{IH} = 2V Min
 - $_{\circ}$ CMOS Input Compatibility. I_I ≤ 1uA at V_{OL}, V_{OH}

DESCRIPTION ABack to Top

These devices are digitally controlled analog switches which utilize silicon gate CMOS technology to achieve operating speeds similar to LSTTL with the low power consumption of standard CMOS integrated circuits.

These analog multiplexers/demultiplexers control analog voltages that may vary across the voltage supply range (i.e. V_{CC} to V_{EE}). They are bidirectional switches thus allowing any analog input to be used as an output and visa-versa. The switches have low "on" resistance and low "off" leakages. In addition, all three devices have an enable control which, when high, disables all switches to their "off" state.

TECHNICAL RESOURCES

Back to Top

To view the following documents, Acrobat Reader 4.0 is required.

To download a document to your hard drive, right-click on the link and choose 'Save'.

DATASHEET

<u>■Back to Top</u>

Full datasheet in Acrobat PDF: cd74hc4051.pdf (119 KB,Rev.C) (Updated: 03/13/2002)

APPLICATION NOTES

Back to Top

Product Folder: CD74HC4051, High Speed CMOS Logic Analog Multiplexers/Demultiplexers

- CMOS Power Consumption and CPD Calculation (Rev. B) (SCAA035B Updated: 06/01/1997)
- Designing With Logic (Rev. C) (SDYA009C Updated: 06/01/1997)
- Evaluation of Nickel/Palladium/Gold-Finished Surface-Mount Integrated Circuits (SZZA026 Updated: 06/20/2001)
- HCMOS Design Considerations (SCLA007 Updated: 04/01/1996)
- Implications of Slow or Floating CMOS Inputs (Rev. C) (SCBA004C Updated: 02/01/1998)
- Input and Output Characteristics of Digital Integrated Circuits (SDYA010 Updated: 10/01/1996)
- Live Insertion (SDYA012 Updated: 10/01/1996)
- SN54/74HCT CMOS Logic Family Applications and Restrictions (SCLA011 Updated: 05/01/1996)
- Selecting the Right Texas Instruments Signal Switch (SZZA030 Updated: 09/07/2001)
- Using High Speed CMOS and Advanced CMOS in Systems With Multiple Vcc (SCLA008 Updated: 04/01/1996)

RELATED DOCUMENTS

Back to Top

- Advanced Bus Interface Logic Selection Guide (SCYT126, 448 KB Updated: 01/09/2001)
- Documentation Rules (SAP) And Ordering Information (Rev. B) (SZZU001B, 13 KB Updated: 05/06/1999)
- Logic Selection Guide First Half 2002 (Rev. Q) (SDYU001Q, 3368 KB Updated: 12/17/2001)
- MicroStar Junior BGA Design Summary (SCET004, 167 KB Updated: 07/28/2000)
- More Power In Less Space Technical Article (Rev. A) (SCAU001A, 850 KB Updated: 03/01/1996)
- Overview of IEEE Std 91-1984, Explanation of Logic Symbols Training Booklet (Rev. A) (SDYZ001A, 138 KB Updated: 07/01/1996)

SAMPLES					<u>▲Back to Top</u>
ORDERABLE DEVICE	<u>PACKAGE</u>	PINS	TEMP (°C)	<u>STATUS</u>	<u>SAMPLES</u>
CD74HC4051M	<u>D</u>	16	-55 TO 125	ACTIVE	Request Samples

PRICING/AVAILABIL	ITY/PKG						<u> ▲Back to Top</u>
ORDERABLE DEVICE	PACKAGE	PINS	TEMP (°C)	STATUS	BUDGETARY PRICE US\$/UNIT QTY=1000+	PACK QTY	PRICING/AVAILABILITY/PKG
CD74HC4051E	<u>N</u>	16	-55 TO 125	ACTIVE	0.36	25	Check stock or order
CD74HC4051M	<u>D</u>	16	-55 TO 125	ACTIVE	0.36	40	Check stock or order
CD74HC4051M96	<u>D</u>	16	-55 TO 125	ACTIVE	0.36	2500	Check stock or order
CD74HC4051NSR	<u>NS</u>	16		ACTIVE	0.60	2000	Check stock or order
CD74HC4051PWR	<u>PW</u>	16		ACTIVE	0.36	2000	Check stock or order

Table Data Updated on: 5/5/2002

Products | Applications | Support | TI&ME

TEXAS INSTRUMENTS © Copyright 1995-2002 Texas Instruments Incorporated. All rights reserved.

Trademarks | Privacy Policy | Terms of Use