DATA SHEET

74ABT833

Octal transceiver with parity generator/checker (3-State)

Product specification

1993 Jun 21

IC23 Data Handbook

PHILIPS

PHILIPS

Octal transceiver with parity generator/checker (3-State)

74ABT833

The 74ABT833 is an octal transceiver with a parity generator/checker and is intended for bus-oriented applications.

When Output Enable A ($\overline{OEA}$) is High, it will place the A outputs in a high impedance state. Output Enable B ($\overline{OEB}$) controls the B outputs in the same way.

The parity generator creates an odd parity output (PARITY) when $\overline{OEB}$ is Low. When $\overline{OEA}$ is Low, the parity of the B port, including the PARITY input, is checked for odd parity. When an error is detected, the error data is sent to the input of a storage register. If a Low-to-High transition happens at the clock input (CP), the error data is stored in the register and the Open-collector error flag ($\overline{ERROR}$) will go Low. The error flag register is cleared with a Low pulse on the $\overline{CLEAR}$ input.

If both $\overline{OEA}$ and $\overline{OEB}$ are Low, data will flow from the A bus to the B bus and the part is forced into an error condition which creates an inverted PARITY output. This error condition can be used by the designer for system diagnostics.

FEATURES

- Low static and dynamic power dissipation with high speed and high output drive
- Open-collector $\overline{ERROR}$ output with flag register
- Output capability: +64mA/–32mA
- Latch-up protection exceeds 500mA per Jedec Std 17
- ESD protection exceeds 2000V per MIL STD 883 Method 3015 and 200 V per Machine Model
- Power up/down 3-State
- Live insertion/extraction permitted

DESCRIPTION

The 74ABT833 high-performance BiCMOS device combines low static and dynamic power dissipation with high speed and high output drive.

QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS $T_{amb} = 25°C$; GND = 0V	TYPICAL	UNIT
t_{PLH} t_{PHL}	Propagation delay An to Bn or Bn to An	$C_L = 50pF$; $V_{CC} = 5V$	3.4	ns
t_{PLH} t_{PHL}	Propagation delay An to PARITY	$C_L = 50pF$; $V_{CC} = 5V$	7.4	ns
C_{IN}	Input capacitance	$V_I = 0V$ or V_{CC}	4	pF
$C_{I/O}$	I/O capacitance	Outputs disabled; $V_O = 0V$ or V_{CC}	7	pF
I_{CCZ}	Total supply current	Outputs disabled; $V_{CC} = 5.5V$	50	µA

ORDERING INFORMATION

| PACKAGES	TEMPERATURE RANGE	OUTSIDE NORTH AMERICA	NORTH AMERICA	DWG NUMBER
24-Pin Plastic DIP	−40°C to +85°C	74ABT833 N	74ABT833 N	SOT222-1
24-Pin plastic SO	−40°C to +85°C	74ABT833 D	74ABT833 D	SOT137-1
24-Pin Plastic SSOP Type II	−40°C to +85°C	74ABT833 DB	74ABT833 DB	SOT340-1
24-Pin Plastic TSSOP Type I	−40°C to +85°C	74ABT833 PW	74ABT833PW DH	SOT355-1

PIN CONFIGURATION

$\overline{OEA}$	1		24	V_{CC}
A0	2		23	B0
A1	3		22	B1
A2	4		21	B2
A3	5		20	B3
A4	6		19	B4
A5	7		18	B5
A6	8		17	B6
A7	9		16	B7
$\overline{ERROR}$	10		15	PARITY
$\overline{CLEAR}$	11		14	$\overline{OEB}$
GND	12		13	CP

TOP VIEW

SA00212

PIN DESCRIPTION

SYMBOL	PIN NUMBER	NAME AND FUNCTION
A0 – A7	2, 3, 4, 5, 6, 7, 8, 9	A port 3-State inputs/outputs
B0 – B7	23, 22, 21, 20, 19, 18, 17, 16	B port 3-State inputs/outputs
$\overline{OEA}$	1	Enables the A outputs when Low
$\overline{OEB}$	14	Enables the B outputs when Low
PARITY	15	Parity output/input
$\overline{ERROR}$	10	Error output (open collector)
$\overline{CLEAR}$	11	Clears the error flag register when Low
CP	13	Clock input
GND	12	Ground (0V)
V_{CC}	24	Positive supply voltage

Octal transceiver with parity generator/checker (3-State)

74ABT833

LOGIC SYMBOL

SA00213

FUNCTION TABLE

MODE	INPUTS				OUTPUTS		
	$\overline{OEB}$	$\overline{OEA}$	An Σ of Highs	Bn + Parity Σ of Highs	An	Bn	PARITY
A data to B bus and generate odd parity output	L	H	Odd Even	(output)	(input)	An	L H
B data to A bus and check for parity error[1]	H	L	(output)	X	Bn	(input)	(input)
A bus and B bus disabled[2]	H	H	X	X	Z	Z	Z
A data to B bus and generate inverted parity output	L	L	Odd Even	(output)	(input)	An	H L

NOTES:
1. Error checking is detailed in the Error Flag Function Table below.
2. When clocked, the error output is Low if the sum of A inputs is even or High if the sum of A inputs is odd.

ERROR FLAG FUNCTION TABLE

MODE	INPUTS			Internal node	Output	
	CLEAR	CP	Bn + Parity Σ of Highs	Point "P"	Pre–state $\overline{ERROR}n–1$	$\overline{ERROR}$ OUTPUT
Sample	H H H	↑ ↑ X	Odd Even X	H L X	H X L	H L L
Hold	H	⇅	X	X	X	NC
Clear	L	X	X	X	X	H

H = High voltage level steady state
L = Low voltage level steady state
X = Don't care
NC = No change
Z = High impedance "off" state
↑ = Low-to-High clock transition
⇅ = Not a Low-to-High clock transition

LOGIC DIAGRAM

SA00214

ABSOLUTE MAXIMUM RATINGS[1, 2]

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V_{CC}	DC supply voltage		−0.5 to +7.0	V
I_{IK}	DC input diode current	$V_I < 0$	−18	mA
V_I	DC input voltage[3]		−1.2 to +7.0	V
I_{OK}	DC output diode current	$V_O < 0$	−50	mA
V_{OUT}	DC output voltage[3]	output in Off or High state	−0.5 to +5.5	V
I_{OUT}	DC output current	output in Low state	128	mA
T_{stg}	Storage temperature range		−65 to 150	°C

NOTES:
1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
2. The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150°C.
3. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

Octal transceiver with parity generator/checker
(3-State)

74ABT833

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIMITS		UNIT
		Min	Max	
V_{CC}	DC supply voltage	4.5	5.5	V
V_I	Input voltage	0	V_{CC}	V
V_{IH}	High-level input voltage	2.0		V
V_{IL}	Low-level input voltage		0.8	V
V_{OH}	High-level output voltage, $\overline{ERROR}$		5.5	V
I_{OH}	High-level output current		−32	mA
I_{OL}	Low-level output current		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	0	5	ns/V
T_{amb}	Operating free-air temperature range	−40	+85	°C

DC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER		TEST CONDITIONS	LIMITS					UNIT
				$T_{amb} = +25°C$			$T_{amb} = −40°C$ to +85°C		
				Min	Typ	Max	Min	Max	
V_{IK}	Input clamp voltage		$V_{CC} = 4.5V$; $I_{IK} = −18mA$		−0.9	−1.2		−1.2	V
I_{OH}	High-level output current $\overline{ERROR}$ ONLY		$V_{CC} = 5.5V$; $V_{OH} = 5.5V$; $V_I = V_{IL}$ or V_{IH}			20		20	µA
V_{OH}	High-level output voltage All outputs except $\overline{ERROR}$		$V_{CC} = 4.5V$; $I_{OH} = −3mA$; $V_I = V_{IL}$ or V_{IH}	2.5	3.5		2.5		V
			$V_{CC} = 5.0V$; $I_{OH} = −3mA$; $V_I = V_{IL}$ or V_{IH}	3.0	4.0		3.0		V
			$V_{CC} = 4.5V$; $I_{OH} = −32mA$; $V_I = V_{IL}$ or V_{IH}	2.0	2.6		2.0		V
V_{OL}	Low-level output voltage		$V_{CC} = 4.5V$; $I_{OL} = 64mA$; $V_I = V_{IL}$ or V_{IH}		0.42	0.55		0.55	V
I_I	Input leakage current	Control pins	$V_{CC} = 5.5V$; $V_I = GND$ or 5.5V		±0.01	±1.0		±1.0	µA
		Data pins	$V_{CC} = 5.5V$; $V_I = GND$ or 5.5V		±5	±100		±100	µA
I_{OFF}	Power-off leakage current		$V_{CC} = 0.0V$; V_I or $V_O \leq 4.5V$		±5.0	±100		±100	V
$I_{PU}I_{PD}$	Power-up/down 3-State output current[3]		$V_{CC} = 2.0V$; or $V_O = 0.5V$; $V_I = GND$ or V_{CC}; V_{OE} = Don't care		±5.0	±50		±50	V
$I_{IH} + I_{OZH}$	3-State output High current		$V_{CC} = 5.5V$; $V_O = 2.7V$; $V_I = V_{IL}$ or V_{IH}		5.0	50		50	µA
$I_{IL} + I_{OZL}$	3-State output Low current		$V_{CC} = 5.5V$; $V_O = 0.5V$; $V_I = V_{IL}$ or V_{IH}		−5.0	−50		−50	µA
I_{CEX}	Output High leakage current		$V_{CC} = 5.5V$; $V_O = 5.5V$; $V_I = GND$ or V_{CC}		5.0	50		50	µA
I_O	Output current[1]		$V_{CC} = 5.5V$; $V_O = 2.5V$	−50	−80	−180	−50	−180	mA
I_{CCH}	Quiescent supply current		$V_{CC} = 5.5V$; Outputs High, $V_I = GND$ or V_{CC}		50	250		250	µA
I_{CCL}			$V_{CC} = 5.5V$; Outputs Low, $V_I = GND$ or V_{CC}		20	30		30	mA
I_{CCZ}			$V_{CC} = 5.5V$; Outputs 3-State; $V_I = GND$ or V_{CC}		50	250		250	µA
ΔI_{CC}	Additional supply current per input pin[2]		$V_{CC} = 5.5V$; one input at 3.4V, other inputs at V_{CC} or GND		0.3	1.5		1.5	mA

NOTES:
1. Not more than one output should be tested at a time, and the duration of the test should not exceed one second.
2. This is the increase in supply current for each input at 3.4V.
3. This parameter is valid for any V_{CC} between 0V and 2.1, with a transition time of up to 10msec. From $V_{CC} = 2.1V$ to $V_{CC} = 5V \pm 10\%$, a transition of up to 100µsec is permitted. The $\overline{ERROR}$ output pin 10 is not included in this spec due to the open collector design.

Octal transceiver with parity generator/checker
(3-State)

AC CHARACTERISTICS

GND = 0V; t_R = t_F = 2.5ns; C_L = 50pF, R_L = 500Ω

SYMBOL	PARAMETER	WAVEFORMS	LIMITS					UNIT
			T_{amb} = +25°C V_{CC} = +5.0V			T_{amb} = −40 to +85°C V_{CC} = +5.0V ±10%		
			Min	Typ	Max	Min	Max	
t_{PLH} t_{PHL}	Propagation delay An to Bn or Bn to An	2	1.2 1.0	3.4 2.6	4.8 4.0	1.2 1.0	5.3 4.5	ns
t_{PLH} t_{PHL}	Propagation delay An to PARITY	1 2	2.1 2.5	7.4 7.4	9.5 9.7	2.1 2.5	11.2 11.0	ns
t_{PLH} t_{PHL}	Propagation delay $\overline{OEA}$ to PARITY	1 2	2.6 3.1	6.6 6.7	8.5 8.6	2.6 3.1	10.5 10.0	ns
t_{PLH}	Propagation delay $\overline{CLEAR}$ to $\overline{ERROR}$	5	1.0	2.9	4.4	1.0	5.2	ns
t_{PHL}	Propagation delay CP to $\overline{ERROR}$	1	2.5	4.2	5.7	2.5	6.2	ns
t_{PZH} t_{PZL}	Output enable time $\overline{OEA}$ to An or $\overline{OEB}$ to Bn, PARITY	3 4	1.0 2.1	3.2 4.1	5.1 5.8	1.0 2.1	6.2 6.7	ns
t_{PHZ} t_{PLZ}	Output disable time $\overline{OEA}$ to An or $\overline{OEB}$ to Bn, PARITY	3 4	3.1 3.2	5.1 5.6	7.3 7.7	3.1 3.2	7.9 8.1	ns

AC SETUP REQUIREMENTS

GND = 0V; t_R = t_F = 2.5ns; C_L = 50pF, R_L = 500Ω

SYMBOL	PARAMETER	WAVEFORMS	LIMITS			UNIT
			T_{amb} = +25°C V_{CC} = +5.0V		T_{amb} = −40 to +85°C V_{CC} = +5.0V ±10%	
			Min	Typ	Min	
$t_s(H)$ $t_s(L)$	Setup time, High or Low Bn or PARITY to CP	6	9.8 8.1	6.9 4.0	9.8 8.1	ns
$t_h(H)$ $t_h(L)$	Hold time, High or Low Bn or PARITY to CP	6	0.0 0.0	−3.7 −6.7	0.0 0.0	ns
$t_w(H)$ $t_w(L)$	Pulse width, High or Low CP	6	3.0 3.0	1.5 1.0	3.0 3.0	ns
$t_w(L)$	Pulse width, Low $\overline{CLEAR}$	5	3.0	1.0	3.0	ns
t_{rec}	Recovery time $\overline{CLEAR}$ to CP	5	2.0	−0.3	2.0	ns

Octal transceiver with parity generator/checker
(3-State)

74ABT833

## AC WAVEFORMS

$V_M = 1.5V$, $V_{IN} = GND$ to $3.0V$

**Waveform 1. Propagation Delay For Inverting Output**

**Waveform 2. Propagation Delay For Non-Inverting Output**

Waveform 3. 3-State Output Enable Time to High Level and Output Disable Time from High Level

Waveform 4. 3-State Output Enable Time to Low Level and Output Disable Time from Low Level

NOTE: The shaded areas indicate when the input is permitted to change for predictable output performance.

Waveform 5. CLEAR Pulse Width, CLEAR to ERROR Delay and CLEAR to Clock Recovery Time

NOTE: The shaded areas indicate when the input is permitted to change for predictable output performance.

Waveform 6. Data Setup and Hold Times and Clock Pulse Width

TYPICAL PROPAGATION DELAYS VERSUS LOAD FOR OPEN COLLECTOR OUTPUTS

NOTE:
When using Open-Collector parts, the value of the pull–up resistor greatly affects the value of the t_{PLH}. For example, changing the specified pull-up resistor value from 500Ω to 100Ω will improve the t_{PLH} over 300% with only a slight change in the t_{PHL}. However, if the value of the pull-up resistor is changed, the user must make certain that the total I_{OL} current through the resistor and the total I_{IL}'s of the receivers does not exceed the I_{OL} maximum specification.

SA00241

TEST CIRCUIT AND WAVEFORM

Test Circuit for 3-State Outputs

$V_M = 1.5V$
Input Pulse Definition

SWITCH POSITION

TEST	SWITCH
t_{PLZ}	closed
t_{PZL}	closed
All other	open

LOAD VALUES

OUTPUT	R_X	V_X
$\overline{ERROR}$	100Ω	V_{CC}
All other	500Ω	7.0V

DEFINITIONS

R_L = Load resistor; see AC CHARACTERISTICS for value.

C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

R_T = Termination resistance should be equal to Z_{OUT} of pulse generators.

FAMILY	INPUT PULSE REQUIREMENTS				
	Amplitude	Rep. Rate	t_W	t_R	t_F
74ABT	3.0V	1MHz	500ns	2.5ns	2.5ns

SA00242

Octal transceiver with parity generator/checker (3-State)

74ABT833

DIP24:	plastic dual in-line package; 24 leads (300 mil)	**SOT222-1**
SO24:	plastic small outline package; 24 leads; body width 7.5 mm	**SOT137-1**
SSOP24:	plastic shrink small outline package; 24 leads; body width 5.3 mm	**SOT340-1**
TSSOP24:	plastic thin shrink small outline package; 24 leads; body width 4.4 mm	**SOT355-1**

NOTES

Octal transceiver with parity generator/checker
(3-State)   74ABT833

DEFINITIONS

Data Sheet Identification	Product Status	Definition
Objective Specification	**Formative or in Design**	This data sheet contains the design target or goal specifications for product development. Specifications may change in any manner without notice.
Preliminary Specification	**Preproduction Product**	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.
Product Specification	**Full Production**	This data sheet contains Final Specifications. Philips Semiconductors reserves the right to make changes at any time without notice, in order to improve design and supply the best possible product.