



High Speed CMOS 8-Bit Buffers/Line Drivers

QS54/74FCT540T
QS54/74FCT541T

QS54/74FCT2540T
QS54/74FCT2541T

FEATURES/BENEFITS

- Pin and function compatible to the 74F540/1
74FCT540/1 and 74FCT540T/1T
- CMOS power levels: <7.5 mW static
- Available in DIP, ZIP, SOIC, QSOP, LCC
- Undershoot clamp diodes on all inputs
- TTL-compatible input and output levels
- Ground bounce controlled outputs
- Reduced output swing of 0-3.5V
- Military product compliant to MIL-STD-883

FCT-T540T/1T

- JEDEC-FCT spec compatible
- Fastest CMOS logic family available
- Std. thru D speed grades with 3.8ns tPD for D
- I_{OL} = 64 mA Com., 48mA Mil.

FCT-T 2540T/1T


- Built-in 25Ω series resistor outputs reduce reflection and other system noise
- Std. thru D speed grades with 3.8ns tPD for D
- I_{OL} = 12mA Com.

4

DESCRIPTION

The QSFCT540T and QSFCT541T are 8-bit buffers/line drivers with three-state outputs that are ideal for driving high-capacitance loads as in memory address and data buses. The FCT2540 and FCT2541 are 25Ω resistor output versions useful for driving transmission lines and reducing system noise. The 2540 series parts can replace the 540 series to reduce noise in an existing design. All inputs have clamp diodes for undershoot noise suppression. All outputs have ground bounce suppression (see QSI Application Note AN-001), and outputs will not load an active bus when Vcc is removed from the device.


FUNCTIONAL BLOCK DIAGRAM





PINOUTS

FCT540/541
FCT2540/2541

PDIP, SOIC, QSOP



ZIP



ALL PINS TOP VIEW

FUNCTION TABLES

FCT540/2540, FCT541/2541

OE1	OE2	Input A	540	541	Function
			Output Y	Output Y	
H	X	X	Hi-Z	Hi-Z	Disable Outputs
X	H	X	Hi-Z	Hi-Z	
L	L	L	H	L	Enable Outputs
L	L	H	L	H	

H=High, L=Low, Z=High Impedance

ABSOLUTE MAXIMUM RATINGS

Supply Voltage to Ground.....	-0.5V to +7.0V
DC Output Voltage V_O	-0.5V to 7.0V
DC Input Voltage V_I	-0.5V to 7.0V
AC Input Voltage (for a pulse width ≤ 20 ns).....	-3.0V
DC Input Diode Current with $V_I < 0$	-20 mA
DC Output Diode Current with $V_O < 0$	-50 mA
DC Output Current Max. sink current/pin.....	120 mA
Maximum Power Dissipation.....	0.5 watts
T _{STG} Storage Temperature.....	-65° to +165°C

CAPACITANCE

TA = 25 °C, f = 1 MHz, Vin = 0V, Vout = 0 V

Pins	SOIC	QSOP	PDIP,LCC	ZIP	Unit
1,19	4	4	5	7	pF
-----	6	6	7	9	pF
2-9,11-18	8	8	9	10	pF

Note: Capacitance is characterized but not tested

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Commercial $T_A=0^\circ\text{C}$ to 70°C , $V_{CC}=5.0\text{V}\pm5\%$ Military $T_A=-55^\circ\text{C}$ to 125°C , $V_{CC}=5.0\text{V}\pm10\%$

Symbol	Parameter	Test Conditions		Min	Typ (1)	Max	Unit
V_{ih}	Input High Voltage	Logic HIGH for All Inputs		2.0	-	-	Volts
V_{il}	Input LOW Voltage	Logic LOW for All Inputs		-	-	0.8	
ΔV_t	Input Hysteresis	$V_{thh} - V_{tlo}$ for All Inputs		-	0.2	-	
$ I_{ih} $ $ I_{il} $	Input Current Input HIGH or LOW	$V_{CC} = \text{MAX}$	$0 \leq V_{in} < V_{CC}$	-	-	5	μA
$ I_{oZ} $	Off State Output Current (Hi-Z)	$V_{CC} = \text{MAX}, 0 \leq V_{in} \leq V_{CC}$		-	-	5	
I_{os}	Short Circuit Current FCTXXX	$V_{CC} = \text{MAX}, V_o = \text{GND}$ (2,3)		-60	-	-225	mA
I_{or}	Current Drive FCT2XXX (25 Ω)	$V_{CC} = \text{Min}, V_o = 2.0\text{V}$ (3)		50	-	-	mA
V_{ic}	Input Clamp Voltage	$V_{CC} = \text{MIN}, I_{in} = 18\text{ mA}$ (3)		-	-0.7	-1.2	Volts
V_{oh}	Output HIGH Voltage FCTXXX & FCT2XXX	$V_{CC} = \text{MIN}$	$I_{oh} = 12\text{ mA}$ (MIL)	2.4	-	-	Volts
			$I_{oh} = 15\text{ mA}$ (COM)	2.4	-	-	
V_{ol}	Output LOW Voltage FCTXXX	$V_{CC} = \text{MIN}$	$I_{ol} = 48\text{ mA}$ (MIL)	-	-	0.55	
			$I_{ol} = 64\text{ mA}$ (COM)	-	-	0.55	
	Output LOW Voltage FCT2XXX (25 Ω)	$V_{CC} = \text{MIN}$	$I_{ol} = 12\text{ mA}$ (MIL)	-	-	0.50	
			$I_{ol} = 12\text{ mA}$ (COM)	-	-	0.50	
R_{out}	Output Resistance FCT2XXX (25 Ω)	$V_{CC} = \text{MIN}$	$I_{ol} = 12\text{ mA}$ (MIL)	-	25	-	Ω
			$I_{ol} = 12\text{ mA}$ (COM)	20	28	40	

Notes:

1. Typical values indicate $V_{CC}=5.0\text{V}$ and $T_A=25^\circ\text{C}$.
2. Not more than one output should be shorted and the duration is ≤ 1 second.
3. These parameters are guaranteed by design but not tested.

POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions (1)	Min	Max	Unit
I _{CC}	Quiescent Power Supply Current	V _{CC} = MAX, freq = 0 0V ≤ V _{IN} ≤ 0.2V or V _{CC} -0.2V ≤ V _{IN} ≤ V _{CC}	-	1.5	mA
ΔI _{CC}	Supply Current per Input @ TTL HIGH	V _{CC} = MAX, V _{IN} = 3.4 V, freq = 0 (2)	-	2.0	
Q _{CCD}	Supply Current per input per mHz	V _{CC} = MAX, Outputs open and enabled One bit toggling @ 50% duty cycle Other inputs at GND or V _{CC} (3,4)	-	0.25	mA/ MHz

1. For conditions shown as MIN or MAX use the appropriate values specified under DC specifications.
2. Per TTL driven input (V_i=3.4V)
3. For flipflops Q_{CCD} is measured by switching one of the data in pins so that the output changes every clock cycle. This is a measurement of device power consumption only and does not include power to drive load capacitance or tester capacitance. This parameter is guaranteed by design but not tested.
4. I_C can be computed using the above parameters as explained in the Technical Overview section.

QSFCT540T, 541T, 2540T, 2541T

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

Commercial $T_A=0^\circ\text{C}$ to 70°C , $V_{CC}=5.0\text{V}\pm5\%$ Military $T_A=-55^\circ\text{C}$ to 125°C , $V_{CC}=5.0\text{V}\pm10\%$
 Cload = 50 pF, Rload = 500Ω unless otherwise noted

540 / 2540 (3)

Symbol	Parameter		540T, 2540T		540AT, 2540AT		540CT, 2540CT		540DT, 2540DT		Unit
			Min	Max	Min	Max	Min	Max	Min	Max	
tPLH, tPHL	Propagation Delay Ai to Yi (1)	Com	1.5	8.5	1.5	4.8	1.5	4.1	1.5	3.8	ns
tPLH, tPHL	Propagation Delay Ai to Yi (1)		1.5	9.5	1.5	5.1	1.5	4.6	1.5	4.4	
tPZH, tPZL	Output Enable Time OE to Yi (1)		1.5	10	1.5	6.2	1.5	5.8	1.5	5.2	
tPZH, tPZL	Output Enable Time OE to Yi (1)		1.5	10.5	1.5	6.5	1.5	6.5	1.5	6.5	
tPLZ, tPHZ	Disable Time (1)		1.5	9.5	1.5	5.6	1.5	5.2	1.5	5.2	
tPLZ, tPHZ	Disable Time (1)		1.5	12.5	1.5	5.9	1.5	5.7	1.5	5.7	

Notes:

1. Minimum propagation delay values are guaranteed but not tested.
2. This parameter is guaranteed but not tested.

541 / 2541(3)

Symbol	Parameter		541T, 2541T		541AT, 2541AT		541CT, 2541CT		541DT, 2541DT		Unit
			Min	Max	Min	Max	Min	Max	Min	Max	
tPLH, tPHL	Propagation Delay Ai to Yi (1)	Com	1.5	8	1.5	4.8	1.5	4.1	1.5	3.8	ns
tPLH, tPHL	Propagation Delay Ai to Yi (1)		1.5	9	1.5	5.1	1.5	4.6	1.5	4.4	
tPZH, tPZL	Output Enable Time OE to Yi (1)		1.5	10	1.5	6.2	1.5	5.8	1.5	5.2	
tPZH, tPZL	Output Enable Time OE to Yi (1)		1.5	10.5	1.5	6.5	1.5	6.5	1.5	6.5	
tPLZ, tPHZ	Disable Time (1)		1.5	9.5	1.5	5.6	1.5	5.2	1.5	5.2	
tPLZ, tPHZ	Disable Time (1)		1.5	12.5	1.5	5.9	1.5	5.7	1.5	5.7	

Notes:

- 1) Minimums guaranteed but not tested.
- 2) This parameter is guaranteed by design but not tested.
- 3) See Test Circuit and Waveforms.