

# GD54/74HC73, GD54/74HCT73


## DUAL J-K FLIP-FLOPS WITH CLEAR

### General Description

These devices are identical in pinout to the 54/74LS73. These flip-flops are edge sensitive to the clock input and change state on the negative going transition of the clock pulse. Each flip-flop has independent J, K, Clock, and Clear inputs and Q and  $\bar{Q}$  outputs, Clear is independent of the clock and accomplished by a Low level on the input. These devices are characterized for operation over wide temperature ranges to meet industry and military specifications.

### Features

- Low Power consumption characteristic of CMOS devices
- Output drive capability: 10 LS TTL Loads Min.
- Operating speed superior to LS TTL
- Wide operating voltage range: for HC 2 to 6 volts  
for HCT 4.5 to 5.5 volts
- Low input current:  $1\mu\text{A}$  Max.
- Low quiescent current:  $40\mu\text{A}$  Max. (74HC)
- High noise immunity characteristic of CMOS
- Diode protection on all inputs



### Logic Symbol




Fig. 1 Logic Symbol

### Function Table

OPERATING MODE	INPUTS			OUTPUTS	
	$\overline{n}\text{CLR}$	$\overline{n}\text{CLK}$	$\overline{n}J/\overline{n}K$	$\overline{n}Q$	$\overline{\overline{n}Q}$
asynchronous reset	L	X	X	L	H
toggle	H	↓	h	$\overline{q}$	q
load "0" (reset)	H	↓	l	L	H
load "1" (set)	H	↓	h	H	L
hold "no change"	H	↓	l	q	$\overline{q}$

- H = HIGH voltage level
- h = HIGH voltage level one set-up time prior to the LOW-to-HIGH CLK transition
- L = LOW voltage level
- l = LOW voltage level one set-up time prior to the LOW-to-HIGH CLK transition
- q = lower case letters indicate the state of the referenced output one set-up time prior to the LOW-to-HIGH CLK transition
- X = don't care
- ↓ = HIGH-to-LOW CLK transition

**Absolute Maximum Ratings**

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{CC}$	DC Supply voltage		-0.5	+7	V
$I_{IK}, I_{OK}$	DC input or output diode current	for $V_I < -0.5$ or $V_I > V_{CC} + 0.5V$		20	mA
$I_O$	DC output source or sink current	for $-0.5V < V_O < V_{CC} + 0.5V$		25	mA
$I_{CC}$	DC $V_{CC}$ or GND current			50	mA
$T_{stg}$	Storage temperature range		-65	150	°C
$P_D$	Power dissipation per package	above +70°C: derate linearly with 8mW/K		500	mW
$T_L$	Lead temperature	At distance 1/16 ± 1/32 in. from case for 60 sec(CERAMIC) 10 sec(PLASTIC)		300 260	°C

**Recommended Operating Conditions**

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range $V_{CC}$ : GD54/74HC Types GD54/74HCT Types	2 4.5	6 5.5	V
DC Input or Output Voltage $V_I, V_O$	0	$V_{CC}$	V
Operating Temperature $T_A$ : GD74 Types GD54 Types	-40 -55	+85 +125	°C
Input Rise and Fall times $t_r, t_f$ : GD54/74HC Types at 2V at 4.5V at 6V GD54/74HCT Types at 4.5V		1000 500 400 500	ns

**Logic Diagram**




Fig. 2 Logic diagram (one flip-flop)

DC Electrical Characteristics for HC

SYMBOL	PARAMETER	TEST CONDITION	V <sub>CC</sub> (V)	T <sub>A</sub> =25°C			GD74HC73		GD54HC73		UNIT
				MIN.	TYP.	MAX.	MIN.	MAX.	MIN.	MAX.	
V <sub>IH</sub>	HIGH level input Voltage		2.0 4.5 6.0	1.5 3.15 4.2			1.5 3.15 4.2		1.5 3.15 4.2		V
V <sub>IL</sub>	LOW level input voltage		2.0 4.5 6.0			0.3 0.9 1.2		0.3 0.9 1.2		0.3 0.9 1.2	V
V <sub>OH</sub>	HIGH level output voltage	V <sub>IN</sub> =V <sub>IH</sub>	2.0 4.5 6.0	1.9 4.4 5.9	2.0 4.5 6.0		1.9 4.4 5.9		1.9 4.4 5.9		V
		or V <sub>IL</sub>		I <sub>OH</sub> = -20μA I <sub>OH</sub> = -4mA I <sub>OH</sub> = -5.2mA	4.5 3.98 6.0	4.3 4.3 5.2		3.84 3.84 5.34		3.7 3.7 5.2	
V <sub>OL</sub>	LOW level output voltage	V <sub>IN</sub> =V <sub>IH</sub>	2.0 4.5 6.0			0.1 0.1 0.1		0.1 0.1 0.1		0.1 0.1 0.1	V
		or V <sub>IL</sub>		I <sub>OL</sub> = 20μA I <sub>OL</sub> = 4mA I <sub>OL</sub> = 5.2mA	4.5 6.0	0.17 0.15	0.26 0.26		0.33 0.33		
I <sub>IN</sub>	Input leakage Current	V <sub>IN</sub> =V <sub>CC</sub> or GND	6.0			0.1		1.0		1.0	μA
I <sub>CC</sub>	Quiescent Supply Current	V <sub>IN</sub> =V <sub>CC</sub> or GND I <sub>out</sub> =0μA	6.0			4		40		80	μA

DC Electrical Characteristics for HCT

SYMBOL	PARAMETER	TEST CONDITION	V <sub>CC</sub> (V)	T <sub>A</sub> =25°C			GD74HCT73		GD54HCT73		UNIT
				MIN.	TYP.	MAX.	MIN.	MAX.	MIN.	MAX.	
V <sub>IH</sub>	HIGH level input Voltage		4.5 to 5.5	2.0			2.0		2.0		V
V <sub>IL</sub>	LOW level input voltage		4.5 to 5.5			0.8		0.8		0.8	V
V <sub>OH</sub>	HIGH level output voltage	V <sub>IN</sub> =V <sub>IH</sub>	4.5	4.4	4.5		4.4		4.4		V
		or V <sub>IL</sub>		I <sub>OH</sub> = -20μA I <sub>OH</sub> = -4mA	4.5 3.98	4.3 4.3		3.84 3.84		3.7 3.7	
V <sub>OL</sub>	LOW level output voltage	V <sub>IN</sub> =V <sub>IH</sub>	4.5			0.1		0.1		0.1	V
		or V <sub>IL</sub>		I <sub>OL</sub> = 20μA I <sub>OL</sub> = 4mA	4.5 6.0	0.17 0.15	0.26 0.26		0.33 0.33		
I <sub>IN</sub>	Input leakage Current	V <sub>IN</sub> =V <sub>CC</sub> or GND	5.5			0.1		1.0		1.0	μA
I <sub>CC</sub>	Quiescent Supply Current	V <sub>IN</sub> =V <sub>CC</sub> or GND I <sub>out</sub> =0μA	5.5			4		40		80	μA

# GD54/74HC73, GD54/74HCT73

## Timing Requirements for HC: $t_r=t_f=6\text{ns}$ $C_L=50\text{ pF}$

SYMBOL	PARAMETER		$V_{CC}$ (V)	$T_A=25^\circ\text{C}$			GD74HC73		GD54HC73		UNIT
				MIN	TYP	MAX.	MIN	MAX.	MIN.	MAX.	
$t_w$	Pulse width	$\overline{\text{CLR}}$	2.0	80	30		100		120		ns
			4.5	16	10		20		25		
			6.0	14	8		18		22		
		$\overline{\text{CLK}}$	2.0	80	30		100		120		ns
			4.5	16	10		20		25		
			6.0	14	8		18		22		
$t_{su}$	Setup time	Data to $\overline{\text{CLK}}$	2.0	60	30		80		100		ns
			4.5	15	10		18		20		
			6.0	14	8		16		18		
$t_{rec}$	Recovery time	$\overline{\text{CLR}}$ to $\overline{\text{CLK}}$	2.0	5	0		5		5		ns
			4.5	5	0		5		5		
			6.0	5	0		5		5		
$t_h$	Hold time	$\overline{\text{CLK}}$ to Data	2.0	3	0		3		3		ns
			4.5	3	0		3		3		
			6.0	3	0		3		3		

## AC Characteristics for HC: $t_r=t_f=6\text{ns}$ $C_L=50\text{ pF}$

SYMBOL	PARAMETER		$V_{CC}$ (V)	$T_A=25^\circ\text{C}$			GD74HC73		GD54HC73		UNIT
				MIN	TYP	MAX.	MIN.	MAX.	MIN	MAX.	
$f_{max}$	Maximum clock Pulse frequency		2.0	6	20		5		4		MHz
			4.5	30	65		25		20		
			6.0	35	75		30		25		
$t_{PLH}$ $t_{PHL}$	Propagation Delay time $n\overline{\text{CLK}}$ to $n\text{Q}$		2.0		46	160		200		240	ns
			4.5		17	30		40		50	
			6.0		15	28		35		45	
$t_{PLH}$ $t_{PHL}$	Propagation Delay time $n\overline{\text{CLK}}$ to $n\overline{\text{Q}}$		2.0		46	160		200		240	ns
			4.5		17	30		40		50	
			6.0		15	28		35		45	
$t_{PLH}$ $t_{PHL}$	Propagation Delay time $n\overline{\text{CLR}}$ to $n\text{Q}$ , $n\overline{\text{Q}}$		2.0		45	170		210		250	ns
			4.5		16	30		40		50	
			6.0		14	28		35		45	
$t_{TLH}$ $t_{THL}$	Output Transition time		2.0		25	70		85		100	ns
			4.5		8	15		18		22	
			6.0		7	13		16		19	

# GD54/74HC73, GD54/74HCT73


## Timing Requirements for HCT : $t_r=t_f=6\text{ns}$ $C_L=50\text{ pF}$

SYMBOL	PARAMETER		$V_{CC}$ (V)	$T_A=25^\circ\text{C}$			GD74HCT73		GD74HCT73		UNIT
				MIN.	TYP.	MAX.	MIN.	MAX.	MIN.	MAX.	
$t_w$	Pulse width	$\overline{\text{CLR}}$	4.5	18	10		20		25		ns
		$\overline{\text{CLK}}$	4.5	16	10		20		25		ns
$t_{su}$	Setup time	Data to $\overline{\text{CLK}}$	4.5	15	10		18		20		ns
$t_{rec}$	Recovery time	$\overline{\text{CLR}}$ to $\overline{\text{CLK}}$	4.5	5	0		5		5		ns
$t_h$	Hold time	$\overline{\text{CLK}}$ to Data	4.5	3	0		3		3		ns

## AC Characteristics for HCT : $t_r=t_f=6\text{ns}$ $C_L=50\text{ pF}$

SYMBOL	PARAMETER		$V_{CC}$ (V)	$T_A=25^\circ\text{C}$			GD74HCT73		GD54HCT73		UNIT
				MIN.	TYP.	MAX.	MIN.	MAX.	MIN.	MAX.	
$f_{max}$	Maximum clock Pulse frequency		4.5	27	54		22		18		MHz
$t_{PLH} /$ $t_{PHL}$	Propagation Delay time $n\overline{\text{CLK}}$ to $n\overline{\text{Q}}$		4.5		18	35		44		53	ns
$t_{PLH} /$ $t_{PHL}$	Propagation Delay time $n\overline{\text{CLK}}$ to $n\overline{\text{Q}}$		4.5		18	35		44		53	ns
$t_{PLH} /$ $t_{PHL}$	Propagation Delay time $n\overline{\text{CLR}}$ to $n\overline{\text{Q}}$ , $n\overline{\text{Q}}$		4.5		20	35		44		53	ns
$t_{TLH} /$ $t_{THL}$	Output Transition time		4.5		8	15		18		22	ns


AC Waveforms



**Fig. 3** Waveforms showing the clock ( $n\overline{CLK}$ ) to output ( $nQ$ ,  $n\overline{Q}$ ) propagation delays, the clock pulse width, the J and K to  $n\overline{CLK}$  set-up and hold times, the output transition times and the maximum clock pulse frequency.

**Note to Fig. 3**

The shaded areas indicate when the input is permitted to change for predictable output performance.



**Fig. 4** Waveforms showing the clear ( $n\overline{CLR}$ ) input to output ( $nQ$ ,  $n\overline{Q}$ ) propagation delays and the clear pulse width.

**Note to AC waveforms**

- (1) HC :  $V_M = 50\%$ ,  $V_I = \text{GND to } V_{CC}$ .
- HCT :  $V_M = 1.3V$ ,  $V_I = \text{GND to } 3V$ .