SDFS077A - D2932, MARCH 1987 - REVISED OCTOBER 1993

- Eight D-Type Flip-Flops in a Single Package
- 3-State Bus-Driving True Outputs
- Full Parallel Access for Loading
- Buffered Control Inputs
- Package Options Include Plastic Small-Outline (SOIC) and Shrink Small-Outline (SSOP) Packages, Ceramic Chip Carriers, and Plastic and Ceramic DIPs


description

These 8-bit flip-flops feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.


The eight flip-flops of the 'F374 are edge-triggered D-type flip-flops. On the positive transition of the clock (CLK) input, the Q outputs are set to the logic levels that were set up at the data (D) inputs.

A buffered output enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components.

SN54F374 . . . J PACKAGE SN74F374 . . . DB, DW, OR N PACKAGE (TOP VIEW)



SN54F374 . . . FK PACKAGE (TOP VIEW)



The output enable (\overline{OE}) input does not affect internal operations of the flip-flop. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN74F374 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54F374 is characterized for operation over the full military temperature range of -55° C to 125° C. The SN74F374 is characterized for operation from 0° C to 70° C.


FUNCTION TABLE (each flip-flop)

	INPUTS	OUTPUT	
OE	CLK	Q	
L	↑	Н	Н
L	\uparrow	L	L
L	H or L	Χ	Q_0
Н	X	Χ	Z




SDFS077A - D2932, MARCH 1987 - REVISED OCTOBER 1993

logic symbol†



logic diagram (positive logic)



To Seven Other Channels

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V _{CC}	0.5 V to 7 V
Input voltage range, V _I (see Note 1)	–1.2 V to 7 V
Input current range	–30 mA to 5 mA
Voltage range applied to any output in the disabled or power-off state .	0.5 V to 5.5 V
Voltage range applied to any output in the high state	0.5 V to V _{CC}
Current into any output in the low state: SN54F374	40 mÅ
	48 mA
Operating free-air temperature range: SN54F374	–55°C to 125°C
SN74F374	0°C to 70°C
Storage temperature range	65°C to 150°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

		S	N54F37	1	S	UNIT		
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2			2			V
V_{IL}	Low-level input voltage			0.8			0.8	V
liK	Input clamp current			-18			-18	mA
ІОН	High-level output current			-3			-3	mA
loL	Low-level output current			20			24	mA
TA	Operating free-air temperature	-55		125	0		70	°C



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

NOTE 1: The input voltage ratings may be exceeded provided the input current ratings are observed.

SDFS077A - D2932, MARCH 1987 - REVISED OCTOBER 1993

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED		TEST CONDITIONS			4	S	N74F374	1	UNIT
PARAMETER	l les	TEST CONDITIONS				MIN	TYP†	MAX	UNII
VIK	V _{CC} = 4.5 V,	I _I = –18 mA			-1.2			-1.2	V
	V _{CC} = 4.5 V	$I_{OH} = -1 \text{ mA}$	2.5	3.4		2.5	3.4		
Voн	VCC = 4.5 V	$I_{OH} = -3 \text{ mA}$	2.4	3.3		2.4	3.3		V
	$V_{CC} = 4.75 \text{ V},$	$I_{OH} = -1 \text{ mA to } -3 \text{ mA}$				2.7			
Val	VCC = 4.5 V	I _{OL} = 20 mA		0.3	0.5				V
VOL	VCC = 4.5 V	I _{OL} = 24 mA					0.35	0.5	V
lozh	$V_{CC} = 5.5 \text{ V},$	V _O = 2.7 V			50			50	μΑ
lozL	$V_{CC} = 5.5 \text{ V},$	V _O = 0.5 V			-50			-50	μΑ
lį	V _{CC} = 5.5 V,	V _I = 7 V			0.1			0.1	mA
lін	V _{CC} = 5.5 V,	V _I = 2.7 V			20			20	μΑ
I _{IL}	V _{CC} = 5.5 V,	V _I = 0.5 V			- 0.6			- 0.6	mA
los [‡]	V _{CC} = 5.5 V,	VO = 0	-60		-150	-60		-150	mA
Iccz	$V_{CC} = 5.5 \text{ V},$	See Note 2		55	86		55	86	mA

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

NOTE 2: I_{CCZ} is measured with $\overline{\text{OE}}$ at 4.5 V and all other inputs grounded.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

		T _A =	V _{CC} = 5 V, T _A = 25°C 'F374		F374	SN74	F374	UNIT	
			MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency	0	100	0	60	0	70	MHz	
	Pulse duration	CLK high	7		7		7		ns
t _W	ruse duration	CLK low	6		6		6		115
	Catum time data hafana CLKA	High	2		2.5		2		20
t _{su}	Setup time, data before CLK↑	Low	2		2		2		ns
4.	Hold time, data after CLK↑	High	2		2		2		no
th	noid time, data after GER	2		2.5		2		ns	

[‡] Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

SN54F374, SN74F374 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS SDFS077A – D2932, MARCH 1987 – REVISED OCTOBER 1993

switching characteristics (see Note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	C _I R _I	CC = 5 V _ = 50 pl _ = 500 9 _ = 25°C	F, Ω,	C _L R _L	= 50 pF = 500 Ω		V,	UNIT
				′F374		SN54	F374	SN74F374		
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f _{max}			100			60		70		MHz
t _{PLH}	CLK	0	3.2	6.1	8.5	3.2	10.5	3.2	10	ns
^t PHL	OLK	Q	3.2	6.1	8.5	3.2	11	3.2	10	115
^t PZH	ŌĒ		1.2	8.6	11.5	1.2	14	1.2	12.5	ns
t _{PZL}	OE	Q	1.2	5.4	7.5	1.2	10	1.2	8.5	115
^t PHZ	ŌĒ	Q	1.2	4.9	7	1.2	8	1.2	8	ns
t _{PLZ}	OL .	ď	1.2	3.9	5.5	1.2	7.5	1.2	6.5	115

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. NOTE 3: Load circuits and waveforms are shown in Section 1.



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated

Home | Company Info | Employment | TI Global | Contact Us | Site Map

PRODUCTS ► APPLICATIONS ► SUPPORT ► TI&ME >

Advanced Search

PRODUCT FOLDER | PRODUCT INFO: FEATURES | DESCRIPTION | DATASHEETS | PRICING/AVAILABILITY/PKG APPLICATION NOTES | RELATED DOCUMENTS | MODELS

PRODUCT SUPPORT: TRAINING

SN74F374, Octal D-Type Edge-Triggered D-Type Flip-Flops With 3-State Outputs

DEVICE STATUS: ACTIVE

PARAMETER NAME	<u>SN54F374</u>	SN74F374
Voltage Nodes (V)	5	5
Vcc range (V)	4.5 to 5.5	4.5 to 5.5
Input Level	TTL	TTL
Output Level	TTL	TTL
Output Drive (mA)		-3/24
No. of Outputs	8	8
th (ns)		2
tpd max (ns)		10
tsu (ns)		2
Logic	True	True

FEATURES ▲Back to Top

- Eight D-Type Flip-Flops in a Single Package
- 3-State Bus-Driving True Outputs
- Full Parallel Access for Loading
- Buffered Control Inputs
- Package Options Include Plastic Small-Outline (SOIC) and Shrink Small-Outline (SSOP) Packages, Ceramic Chip Carriers, and Plastic and Ceramic DIPs

▲Back to Top DESCRIPTION

These 8-bit flip-flops feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight flip-flops of the 'F374 are edge-triggered D-type flip-flops. On the positive transition of the clock (CLK) input, the Q outputs are set to the logic levels that were set up at the data (D) inputs.

A buffered output enable (OE) input can be used to place the eight outputs in either a normal logic state (high or low) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components.

The output enable (OE) input does not affect internal operations of the flip-flop. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN74F374 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuitboard area.

The SN54F374 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74F374 is characterized for operation from 0°C to 70°C.

TECHNICAL DOCUMENTS

▲Back to Top

To view the following documents, <u>Acrobat Reader 4.0</u> is required.

To download a document to your hard drive, right-click on the link and choose 'Save'.

DATASHEET

▲Back to Top

Full datasheet in Acrobat PDF: sn74f374.pdf (74 KB,Rev.A) (Updated: 10/01/1993)

APPLICATION NOTES

▲Back to Top

View Application Notes for Digital Logic

- Bus-Interface Devices With Output-Damping Resistors Or Reduced-Drive Outputs (Rev. A) (SCBA012A Updated: 08/01/1997)
- Designing With Logic (Rev. C) (SDYA009C Updated: 06/01/1997)
- Evaluation of Nickel/Palladium/Gold-Finished Surface-Mount Integrated Circuits (SZZA026 Updated: 06/20/2001)
- Input and Output Characteristics of Digital Integrated Circuits (SDYA010 Updated: 10/01/1996)

RELATED DOCUMENTS

▲Back to Top

View Related Documentation for Digital Logic

- Logic Reference Guide (SCYB004, 1032 KB Updated: 10/23/2001)
- Logic Selection Guide Second Half 2002 (Rev. R) (SDYU001R, 4274 KB Updated: 07/19/2002)
- Military Semiconductors Selection Guide 2002 (Rev. B) (SGYC003B, 1648 KB Updated: 04/22/2002)

PRICING/AVAILABILITY/PKG

<u>▲Back to Top</u>

DEVICE INFORMATION								INVENTORY STAT 00 PM GMT, 26 S		REPORTED DISTRIBUTOR INVENTORY AS OF 3:00 PM GMT, 26 Sep 2002			
ORDERABLE DEVICE	<u>STATUS</u>	PACKAGE TYPE PINS	TEMP (°C)	PRODUCT CONTENT	BUDGETARY PRICING QTY \$US	STD PACK QTY	IN STOCK	IN PROGRESS QTY DATE	LEAD TIME	DISTRIBUTOR COMPANY REGION	<u>IN STOCK</u>	PURCHASE	
SN74F374DBLE	OBSOLETE	SSOP 20	0 TO 70	View Contents	1KU		<u>N/A*</u>		Not Available				
SN74F374DBR	ACTIVE	SSOP 20	0 TO 70	View Contents	1KU 0.27	2000	<u>N/A*</u>	1683 25 Sep	5 WKS	Avnet AMERICA	>1k	BUY NOW	
								>10k 14 Oct					
SN74F374DW	ACTIVE	SOP (DW) 20	0 TO 70	View Contents	1KU 0.27	25	2200	>10k 11 Oct	5 WKS	Avnet AMERICA	>1k	BUY NOW	
								>10k 18 Oct					
SN74F374DWR	ACTIVE	<u>SOP</u> 20	0 TO 70	View Contents	1KU 0.27	2000	<u>N/A*</u>	2000 09 Oct	5 WKS	Avnet AMERICA	>1k	BUY NOW	
								2000 10 Oct					
						_		>10k 11 Oct	_				

								2000 15 Oct				
								>10k 18 Oct				
SN74F374N	ACTIVE	<u>PDIP</u> 20	0 TO 70	View Contents	1KU 0.27	20	3280	>10k 14 Oct	5 WKS	Avnet AMERICA	>1k	BUY NOW
SN74F374N3	OBSOLETE	<u>PDIP</u> 20	0 TO 70	View Contents	1KU		<u>N/A*</u>		Not Available			
SN74F374NSR	ACTIVE	SOP 20		View Contents	1KU 0.49	2000	<u>N/A*</u>	8000 03 Oct	5 WKS			
								>10k 14 Oct				
								>10k 21 Oct				

MODELS ▲Back to Top

IBIS Model of SN74F374 (SDFM010, 65 KB - Updated: 08/18/2000)
 IBIS Model of SN74F374 (SDFM010, 9 KB, ZIP - Updated: 08/18/2000)

Table Data Updated on: 9/26/2002

Products | Applications | Support | TI&ME

Trademarks | Privacy Policy | Terms of Use