

Quad Bistable Latch

Military Logic Products

FEATURES

- 4-bit bistable latch

DESCRIPTION

The 54LS75 has four bistable latches. Each 2-bit latch is controlled by an active High Enable input (E). When E is High the data enters the latch and appears at the Q output. The Q outputs follow the Data inputs as long as E is High. The data on the D inputs one setup time before the High-to-Low transition of the enable will be stored in the latch. The latched outputs remain stable as long as the enable is Low.

ORDERING INFORMATION

DESCRIPTION	ORDER CODE
16-Pin Ceramic DIP	54LS75/BEA
16-Pin Ceramic FlatPack	54LS75/BFA
16-Pin Ceramic LLCC	54LS75/B2A

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


PINS	DESCRIPTION	54LS
D	Input	1LSUL
E	Input	4LSUL
All	Outputs	10LSUL

NOTE: Where a 54LS Unit Load (LSUL) is $20\mu A$ I_{H} and $-0.4mA$ I_{L} .

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)


SYMBOL	PARAMETER	RATING	UNIT
V_{CC}	Supply voltage	7.0	V
V_I	Input voltage range	-0.5 to +7.0	V
I_I	Input current range	-30 to +1	mA
V_O	Voltage applied to output in High output state range	-0.5 to $+V_{CC}$	V
T_{STG}	Storage temperature range	-65 to +150	°C

PIN CONFIGURATION




For LLCC Pin Assignments see JEDEC Standard No. 2

LOGIC SYMBOL



For LLCC Pin Assignments see JEDEC Standard No. 2

Latch**54LS75****LOGIC DIAGRAM****FUNCTION TABLE**

OPERATING MODE	INPUTS		OUTPUT	
	E	D	Q	\bar{Q}
Data enabled	H H	L H	L H	H L
Data latched	L	X	q	\bar{q}

H = High voltage level

L = Low voltage level

X = Don't care

q = lower case letters indicate the state of referenced output one setup time prior to the High-to-Low Enable transition.

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIMITS			UNIT
		Min	Nom	Max	
V_{CC}	Supply voltage	4.5	5.0	5.5	V
V_{IH}	High-level input voltage	2.0			V
V_{IL}	Low-level input voltage			+0.7	V
I_{IK}	Input clamp current			-18	mA
I_{OH}	High-level output current			-400	μ A
I_{OL}	Low-level output current			4	mA
T_A	Operating free-air temperature range	-55		+125	$^{\circ}$ C

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

SYMBOL	PARAMETER	TEST CONDITIONS ¹	LIMITS			UNIT
			Min	Typ ²	Max	
V_{OH}	High-level output voltage	$V_{CC} = \text{Min}$, $V_{IH} = \text{Min}$, $V_{IL} = \text{Max}$, $I_{OH} = \text{Max}$	2.5	3.4		V
V_{OL}	Low-level output voltage	$V_{CC} = \text{Min}$, $V_{IH} = \text{Min}$, $V_{IL} = \text{Max}$, $I_{OL} = \text{Max}$		0.25	0.4	V
V_{IK}	Input clamp voltage	$V_{CC} = \text{Min}$, $I_I = I_{IK}$			-1.5	V
I_{IH2}	Input current at maximum input voltage	$V_{CC} = \text{Max}$, $V_I = 7.0V$	D inputs		0.1	mA
			E inputs		0.4	mA
I_{IH1}	High-level input current	$V_{CC} = \text{Max}$, $V_I = 2.7V$	D inputs		20	μ A
			E inputs		80	μ A
I_{IL}	Low-level input current	$V_{CC} = \text{Max}$, $V_I = 0.4V$	D inputs		-0.4	mA
			E inputs		-1.6	mA
I_{OS}	Short-circuit output current ³	$V_{CC} = \text{Max}$	-20		-100	mA
I_{CC}	Supply current ⁴ (total)	$V_{CC} = \text{Max}$		6.3	12	mA

AC ELECTRICAL CHARACTERISTICS $T_A = 25^{\circ}\text{C}$, $V_{CC} = 5.0\text{V}^5$

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS		UNIT	
			$C_L = 15\text{pF}$			
			Min	Max		
t_{PLH} t_{PHL}	Propagation delay Data to Q output	Waveform 1		27 17	ns ns	
t_{PLH} t_{PHL}	Propagation delay Data to \bar{Q} output	Waveform 2		20 15	ns ns	
t_{PLH} t_{PHL}	Propagation delay Enable to Q output	Waveform 3		27 25	ns ns	
t_{PLH} t_{PHL}	Propagation delay Enable to \bar{Q} output	Waveform 3		30 15	ns ns	

Latch**54LS75****AC SETUP REQUIREMENTS** $T_A = 25^\circ\text{C}$, $V_{CC} = 5.0\text{V}$

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS		UNIT
			Min	Max	
t_W	Enable pulse width	Waveform 3	20		ns
t_s	Setup time, data to enable	Waveform 4	20		ns
t_h	Hold time, data to enable	Waveform 4	5.0		ns

AC ELECTRICAL CHARACTERISTICS $T_A = 25^\circ\text{C}$, $V_{CC} = 5.0\text{V}$

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS		UNIT	
			$C_L = 50\text{pF}$			
			Min	Max		
t_{PLH}	Propagation delay Data to Q output	Waveform 1		32 22	ns ns	
t_{PHL}	Propagation delay Data to \bar{Q} output	Waveform 2		25 20	ns ns	
t_{PLH}	Propagation delay Enable to Q output	Waveform 3		32 30	ns ns	
t_{PHL}	Propagation delay Enable to \bar{Q} output	Waveform 3		35 20	ns ns	

AC ELECTRICAL CHARACTERISTICS $T_A = -55^\circ\text{C}$ and $+125^\circ\text{C}$, $V_{CC} = 5.0\text{V}^5$





SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS		UNIT	
			$C_L = 50\text{pF}$			
			Min	Max		
t_{PLH}	Propagation delay Data to Q output	Waveform 1		42 29	ns ns	
t_{PHL}	Propagation delay Data to \bar{Q} output	Waveform 2		33 26	ns ns	
t_{PLH}	Propagation delay Enable to Q output	Waveform 3		42 39	ns ns	
t_{PHL}	Propagation delay Enable to \bar{Q} output	Waveform 3		45.5 26.0	ns ns	

AC SETUP REQUIREMENTS $T_A = -55^\circ\text{C}$ and $+125^\circ\text{C}$, $V_{CC} = 5.0\text{V}$


SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS		UNIT
			Min	Max	
t_W	Enable pulse width	Waveform 3	20		ns
t_s	Setup time, data to enable	Waveform 4	20		ns
t_h	Hold time, data to enable	Waveform 4	5.0		ns

NOTES:


- For conditions shown as Min or Max, use the appropriate value specified under recommended operating conditions for the applicable type and function table operating mode.
- All typical values are at $V_{CC} = 5\text{V}$, $T_A = 25^\circ\text{C}$.
- Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.
- Measure I_{CC} with all inputs grounded and all outputs open.
- These parameters are guaranteed, but not tested.

Latch**54LS75****AC WAVEFORMS**

NOTE: $V_M = 1.3V$ for 54LS
The shaded areas indicate when the input is permitted to change for predictable output performance.

TEST CIRCUIT AND WAVEFORM

Test Circuit for 54 Totem-Pole Outputs



Input Pulse Definition

FAMILY	INPUT PULSE CHARACTERISTICS					
	R_L	V_M	Rep. Rate	T_W	T_{TLH}	T_{THL}
54LSXXX	2.0k Ω	1.3V	1MHz	500ns	≤ 15 ns	≤ 6 ns

DEFINITIONS:

C_L = Load capacitance includes jig and probe capacitance; see AC Characteristics for value.

R_T = Termination resistance should be equal to Z_{OUT} of pulse generators.

D = Diodes are 1N916, 1N3064, or equivalent.

V_X = Unclocked pins must be held at $\leq 0.8V$, $\geq 2.7V$ or open per FunctionTable.