High-Speed CMOS 3.3V **QS74LVCHR162245A** 16-Bit Bidirectional Transceiver with Output Resistor and Bus Hold

ADVANCE INFORMATION

FEATURES/BENEFITS

- 5V tolerant inputs and outputs
- Bus Hold feature holds last active state during 3-state operation
- 25Ω series resistor for low switching noise
- 10μA I_{CCO} quiescent power supply current
- · Hot insertable
- 2.0V–3.6V V_{CC} supply operation
- ±12mA balanced output drive
- · Power down high impedance inputs and outputs
- $t_{PD} = 4.8$ ns max.
- · Input hysteresis for noise immunity
- · Meets or exceeds JEDEC Standard 36 specifications
- · Multiple power and ground pins for low noise
- Operating temperature range:
 - -40°C to 85°C
- Latch-up performance exceeds 500mA
- ESD performance:

Human body model > 2000V Machine model > 200V

· Packages available:


48-pin TSSOP

48-pin SSOP

DESCRIPTION

The QS74LVCHR162245A is a 16-bit transceiver that is ideal for driving bidirectional address and data This device can be used as either two independent 8-bit transceivers or one 16-bit transceiver determined by the Direction and Output Enable controls. The 3.3V LVC family features low power, low switching noise, and fast switching speeds for low power portable applications as well as highend, advanced workstation applications. 5V tolerant inputs and outputs allow this LVC product to be used in mixed 5V and 3.3V applications. The QS74LVCHR162245A with integrated output resistor is ideally suited for low noise environments where reduced output overshoot and undershoot are critical requirements. Active Bus Hold feature on LVCHR162245A retains last valid logic state at unused or floating data inputs, thus eliminating the need for external pull-up resistors. Easy board layout is facilitated by the use of flow-through pinouts and byte enable controls provide architectural flexibility for systems designers. To accommodate hot-plug or live insertion applications, this product is designed not to load an active bus when V_{CC} is removed. However, during power up or power down sequence, \overline{OE} should be tied to V_{CC} to ensure high-impedance state on the outputs.

Figure 1. Functional Block Diagram






Figure 2. Pin Configuration (All Pins Top View)

SSOP, TSSOP




Table 1. Pin Description

Name	Description			
xDIR	Transmit/Receive Input			
xŌĒ	Output Enable Inputs			
xAx	Bus A			
xBx	Bus B			

Table 2. Function Table

Inputs		
x OE xDIR		Outputs
L	L	Bus B Data to Bus A
L	Н	Bus A Data to Bus B
Н	Х	Hi-Z

Table 3. Absolute Maximum Ratings

_	
	Supply Voltage to Ground0.5V to 7.0V
	DC Output Voltage V _{OUT}
	Outputs HIGH-Z–0.5V to 7.0V
	Outputs Active
	DC Input Voltage V _{IN}
	DC Input Diode Current with V _{IN} < 0
Ī	DC Output Diode Current
Ī	V _O < 0 –50mA
Ī	$V_{O} > V_{CC}$
	DC Output Source/Sink Current (I _{OH} /I _{OL}) ±50mA
Ī	DC Supply Current per Supply Pin ±100mA
Ī	DC Ground Current per Ground Pin±100mA
	T _{STG} Storage Temperature–65°C to 150°C

Note: Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to this device resulting in functional or reliability type failures.

QS74LVCHR162245A ADVANCE INFORMATION

Table 4. Recommended Operating Conditions

Symbol	Parameter	Min	Max	Unit	
V _{CC}	Supply Voltage, Operating		2.0	3.6	٧
	Supply Voltage, Data Retention Only		1.5	3.6	
V _{IH}	Input HIGH Voltage	$V_{OL} = 2.7 \text{ to } 3.6 \text{V}$	2.0	_	٧
V _{IL}	Input LOW Voltage $V_{CC} = 2.7 \text{ to } 3.6 \text{V}$		_	0.8	V
V _{IN}	Input Voltage		0	5.5	٧
V _{OUT}	Output Voltage in Active State		0	V_{CC}	V
	Output Voltage in "OFF" State		0	5.5	
I _{OH}	Output Current HIGH V _{CC} = 3.0–3.6V		_	-12	mA
	$V_{\rm CC} = 2.7V$			-8	
I _{OL}	Output Current LOW V _{CC} = 3.0–3.6V			-12	mA
	$V_{CC} = 2.7V$		_	-8	
Δt/Δν	Input Transition Slew Rate		_	10	ns/V
T _A	Operating Free Air Temperature		-40	85	°C

QS74LVCHR162245A ADVANCE INFORMATION

Table 5. DC Electrical Characteristics Over Operating Range

Industrial Temperature Range, $T_A = -40$ °C to 85°C

Symbol	Parameter	Test Conditions	Min	Typ ⁽¹⁾	Max	Unit
V _{OH}	Output HIGH Voltage	$\begin{array}{l} V_{CC} = 2.7V,\ I_{OH} = -100\mu A \\ V_{CC} = 2.7V,\ I_{OH} = -4mA \\ V_{CC} = 3.0V,\ I_{OH} = -6mA \\ V_{CC} = 2.7V,\ I_{OH} = -8mA \\ V_{CC} = 3.0V,\ I_{OH} = -12mA \end{array}$	V _{CC} -0.2 2.2 2.4 2.0 2.2	 	_ _ _ _	V
V _{OL}	Output LOW Voltage	$\begin{array}{l} V_{CC} = 2.7V, \ I_{OL} = 100 \mu A \\ V_{CC} = 2.7V, \ I_{OL} = 4 m A \\ V_{CC} = 3.0V, \ I_{OL} = 6 m A \\ V_{CC} = 2.7V, \ I_{OL} = 8 m A \\ V_{CC} = 3.0V, \ I_{OL} = 12 m A \end{array}$	_ _ _		0.2 0.4 0.55 0.6 0.8	V
V _{IK}	Input Clamp Voltage	$V_{CC} = 2.7V, I_{IN} = -18mA$	_	-0.7	-1.2	٧
R _{OUT}	Output Resistance	$V_{CC} = 3.0V, I_{OL} = 12mA$	_	28	_	Ω
I _I	Input Leakage Current	$V_1 = 0V, V_1 = 5.5V, V_{CC} = 3.6V$		_	±1.0	μΑ
I _{BH}	Input Current Input HIGH or LOW	$V_{CC} = 3.6V$ $V_{IN} = 0V$ or $V_{IN} = V_{CC}$	_	_	50	μА
	Bus Hold Inputs(2,3)	$V_{CC} = 3.6V, 0.8V \le V_{IN} \le 2.0V$	_	_	500(4)	
I _{BHH}	Bus Hold Sustaining Current	$V_{CC} = 3V$ $V_{IN} = 2.0V$	- 75	_	_	μА
I _{BHL}	Bus Hold Inputs	$V_{IN} = 0.8V$	75	_	_	
l _{oz}	High-Z I/O Leakage(3)	$V_O = 0V, V_O = 5.5V,$ $V_I = V_{IH} \text{ or } V_{IL}, V_{CC} = 3.6V$	_		±1.0	μА
I _{OFF}	Power Off Leakage	$V_{CC} = 0V$, V_I or $V_O = 5.5V$	_	_	10	μΑ
I _{cc}	Quiescent Power Supply Current	$V_{CC} = 3.6V$, $V_{IN} = V_{CC}$ or GND	-	0.1	10	μΑ
$\Delta l_{ m CC}$	Quiescent Power Supply Current per Control Inputs at TTL HIGH	$V_{CC} = 3.6V, V_{IN} = V_{CC} - 0.6V^{(5)}$	_	2.0	3.0	μА
	Quiescent Power Supply Current per Bus Hold Inputs at TTL HIGH	$V_{CC} = 3.6V, V_{IN} = V_{CC} - 0.6V^{(5)}$	_	75	500	

Notes:

- 1. Typical values are at $V_{\rm CC}$ = 3.3V and $T_{\rm A}$ = 25°C. 2. These parameters are guaranteed by characterization, but not production tested.
- 3. Pins with Bus Hold are identified in the Pin Description.
- 4. An external driver must provide at least $|I_{BH}|$ during transition to guarantee that the Bus Hold input will change state. 5. Per TTL driven input. All other inputs at V_{CC} or GND.

QS74LVCHR162245A ADVANCE INFORMATION

Table 6. Dynamic Switching Characteristics

Symbol	Parameter	Test Conditions		Typ ⁽¹⁾	Unit
V _{OLP}	Quiet Output Dynamic Peak V _{OL}	$C_L = 50pF, V_{CC} = 3.3V$	$V_{IH} = 3.3V, V_{IL} = 0V$	0.8	V
V _{OLV}	Quiet Output Dynamic Valley V _{OL}	$C_L = 50pF, V_{CC} = 3.3V$	$V_{IH} = 3.3V, V_{IL} = 0V$	0.8	٧
C_PD	Power Dissipation	$C_L = 50pF, f = 10MHz,$	Output Enable	20	рF
		$V_{CC} = 3.6 \pm 0.3 V$	Output Disable	4	

Note:

Table 7. Capacitance(1)

Symbol	Pins	Conditions	Тур	Unit
C_{IN}	Input Capacitance	$V_{IN} = 0V$, $V_{OUT} = 0V$, $f = 1MHz$	7.0	рF
C _{I/O}	I/O Capacitance	$V_{IN} = 0V$, $V_{OUT} = 0V$, $f = 1MHz$	8.0	pF

Note:

Table 8. Switching Characteristics Over Operating Range

Industrial Temperature Range, $T_A = -40$ °C to 85°C.

 C_{LOAD} = 50pF, R_{LOAD} = 500Ω unless otherwise noted.

		$V_{CC} = 3.3 \pm 0.3 V$		V _{CC} = 2.7V ⁽²⁾		
Symbol	Description ⁽¹⁾	Min	Max	Min	Max	Unit
t _{PD}	Propagation Delay A to B, B to A	1.5	4.8	1.5	5.7	ns
t _{EN}	Output Enable Time $x\overline{OE}$, $xDIR$ to A or B	1.5	6.3	1.5	7.9	ns
t _{DIS}	Output Disable Time ⁽²⁾ $x\overline{OE}$, $xDIR$ to A or B	1.5	7.4	1.5	8.3	ns
t _{SK(O)}	Output Skew(3)	_	0.5	_	_	ns

Notes:


- 1. Minimums guaranteed but not tested. See Test Circuit and Waveforms.
- 2. Guaranteed by characterization.
- 3. Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by characterization but not production tested.

^{1.} Typical values are at $V_{CC} = 3.3V$, 25°C ambient.

^{1.} Capacitance is characterized but not production tested.

TEST CIRCUIT AND WAVEFORMS

Figure 3. Test Circuit



$$\begin{split} & C_L = \text{Load capacitance: includes jig and} \\ & \text{probe capacitance.} \\ & R_T = \text{Termination resistance: should be} \\ & \text{equal to } Z_{OUT} \text{ of the Pulse Generator.} \end{split}$$

Switch

GND

Open

Figure 4. Setup, Hold, and Release Timing




Figure 6. Pulse Width

SWITCH POSITION

Test

Open Drain Disable LOW

Enable LOW

Disable HIGH

Enable HIGH

All Other Inputs

DEFINITIONS:






Figure 5. Enable and Disable Timing




Notes:

- Input Control Enable = LOW and Input Control Disable = HIGH.
- 2. Pulse Generator for All Pulses: Rate \leq 1.0MHz; $Z_{OUT} \leq 50\Omega$; t_F , $t_R \leq$ 2.5ns.

Figure 7. Propagation Delay



ORDERING INFORMATION



Bus Hold Option:

H – Bus Hold

Number of Bits:

16 – 16-Bit

Output Resistor Option:

2 - Output Resistor

Device Type:

245

Package Type:

PV – SSOP, 300 mil

PA – TSSOP, 240 mil