

TC74HC113AP/AF

DUAL J-K FLIP FLOP WITH PRESET

The TC74HC113A is a high speed CMOS DUAL J-K FLIP FLOP fabricated with silicon gate C²MOS technology.

It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.


In accordance with the logic level applied to the J and K inputs, the outputs change state on the negative going transition of the clock pulse.

PRESET is independent of the clock and is accomplished by a low logic level on the input.


All inputs are equipped with protection circuits against static discharge or transient excess voltage.

FEATURES:

- High Speed $f_{MHz} = 71MHz$ (Typ.) at $V_{CC} = 5V$
- Low Power Dissipation $I_{CC} = 2\mu A$ (Max.) at $T_a = 25^\circ C$
- High Noise Immunity $V_{NIH} = V_{NIL} 28\% V_{CC}$ (Min.)
- Output Drive Capability 10 LSTTL Loads
- Symmetrical Output Impedance ... $|I_{OH}| = I_{OL} = 4mA$ (Min.)
- Balanced Propagation Delays $t_{PLH} = t_{PHL}$
- Wide Operating Voltage Range ... V_{CC} (opr.) = 2V ~ 6V
- Pin and Function Compatible with 74LS113



PIN ASSIGNMENT




(TOP VIEW)

TRUTH TABLE

INPUTS				OUTPUTS		FUNCTION
PR	J	K	CK	Q	\bar{Q}	
L	X	X	X	H	L	PRESET
H	L	L	-	Qn	$\bar{Q}n$	NO CHANGE
H	L	H	-	L	H	-
H	H	L	-	H	L	-
H	H	H	-	$\bar{Q}n$	Qn	TOGGLE
H	X	X	-	Qn	$\bar{Q}n$	NO CHANGE


X : Don't care

IEC LOGIC SYMBOL



SYSTEM DIAGRAM

(1/2 package)



ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V _{CC}	-0.5 ~ 7	V
DC Input Voltage	V _{IN}	-0.5 ~ V _{CC} + 0.5	V
DC Output Voltage	V _{OUT}	-0.5 ~ V _{CC} + 0.5	V
Input Diode Current	I _{IK}	±20	mA
Output Diode Current	I _{OK}	±20	mA
DC Output Current	I _{OL}	±25	mA
DC V _{CC} /Ground Current	I _{CC}	±50	mA
Power Dissipation	P _D	500(DIP)* / 180(SOIC)	mW
Storage Temperature	T _{stg}	-65 ~ 150	°C
Lead Temperature 10sec	T _L	300	°C

*500mW in the range of Ta = -40°C ~ 65°C. From Ta = 65°C to 85°C a derating factor of -10mW/°C shall be applied until 300mW.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage	V _{CC}	2 ~ 6	V
Input Voltage	V _{IN}	0 ~ V _{CC}	V
Output Voltage	V _{OUT}	0 ~ V _{CC}	V
Operating Temperature	T _{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t _r , t _f	0 ~ 1000(V _{CC} =2.0V) 0 ~ 500(V _{CC} =4.5V) 0 ~ 400(V _{CC} =6.0V)	ns

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	Ta=25°C			Ta=-40 ~ 85°C		UNIT	
			V _{CC}	MIN.	TYP.	MAX.	MIN.	MAX.	
High-Level Input Voltage	V _{IH}		2.0	1.5	—	—	1.5	—	V
			4.5	3.15	—	—	3.15	—	
			6.0	4.2	—	—	4.2	—	
Low-Level Input Voltage	V _{IL}		2.0	—	—	0.5	—	0.5	V
			4.5	—	—	1.35	—	1.35	
			6.0	—	—	1.8	—	1.8	
High-Level Output Voltage	V _{OH}	V _{IN} = V _{IH} or V _{IL}	I _{OH} = -20 μA	2.0	1.9	2.0	—	1.9	V
				4.5	4.4	4.5	—	4.4	
				6.0	5.9	6.0	—	5.9	
			I _{OH} = -4 mA	4.5	4.18	4.31	—	4.13	
Low-Level Output Voltage	V _{OL}	V _{IN} = V _{IH} or V _{IL}	I _{OL} = -5.2 mA	6.0	5.68	5.80	—	5.63	V
			I _{OL} = 20 μA	2.0	—	0.0	0.1	—	
				4.5	—	0.0	0.1	—	
				6.0	—	0.0	0.1	—	
Input Leakage Current	I _{IN}	V _{IN} = V _{CC} or GND	6.0	—	—	±0.1	—	±1.0	μA
	Quiescent Supply Current	I _{CC}	V _{IN} = V _{CC} or GND	6.0	—	—	2.0	—	20.0

TIMING REQUIREMENTS (Input $t_r=t_f=6\text{ns}$)

PARAMETER	SYMBOL	TEST CONDITION	V_{CC}	$T_a=25^\circ\text{C}$		$T_a=-40 \sim 85^\circ\text{C}$		UNIT
				TYP.	LIMIT	LIMIT		
Minimum Pulse Width (CLOCK)	t_{WL}		2.0	—	75	95		ns
			4.5	—	15	19		
			6.0	—	13	16		
Minimum Pulse Width (PR)	t_{WL}		2.0	—	75	95		
			4.5	—	15	19		
			6.0	—	13	16		
Minimum Set-up Time	t_s		2.0	—	75	95		ns
			4.5	—	15	19		
			6.0	—	13	16		
Minimum Hold Time	t_h		2.0	—	0	0		
			4.5	—	0	0		
			6.0	—	0	0		
Minimum Removal Time	t_{rem}		2.0	—	5	5		
			4.5	—	5	5		
			6.0	—	5	5		
Clock Frequency	f		2.0	—	8	6		MHz
			4.5	—	40	32		
			6.0	—	47	38		

AC ELECTRICAL CHARACTERISTICS ($C_L=15\text{pF}$, $V_{CC}=5\text{V}$, $T_a=25^\circ\text{C}$)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT	
Output Transition Time	t_{TLH}		—	6	12	ns	
	t_{THL}						
Propagation Delay Time (CLOCK-Q, Q̄)	t_{PLH}		—	13	21		
	t_{PHL}						
Propagation Delay Time (PR-Q, Q̄)	t_{PPLH}		—	13	21		
	t_{PHL}						
Maximum Clock Frequency	f_{MAX}		43	71	—	MHz	

AC ELECTRICAL CHARACTERISTICS ($C_L=50\text{pF}$, Input $t_r=t_f=6\text{ns}$)

PARAMETER	SYMBOL	TEST CONDITION	V_{CC}	$T_a=25^\circ\text{C}$		$T_a=-40 \sim 85^\circ\text{C}$		UNIT
				MIN.	TYP.	MAX.	MIN.	
Output Transition Time	t_{TLH}		2.0	—	30	75	—	ns
			4.5	—	8	15	—	
			6.0	—	7	13	—	
Propagation Delay Time (CLOCK-Q, Q̄)	t_{PLH}		2.0	—	46	125	—	
			4.5	—	16	25	—	
			6.0	—	12	21	—	
Propagation Delay Time (PR-Q, Q̄)	t_{PPLH}		2.0	—	48	125	—	
			4.5	—	16	25	—	
			6.0	—	13	21	—	
Maximum Clock Frequency	f_{MAX}		2.0	8	16	—	6	MHz
			4.5	40	63	—	32	
			6.0	47	79	—	38	
Input Capacitance	C_{IN}		—	5	10	—	10	pF
Power Dissipation Capacitance	$C_{PD}(I)$		—	32	—	—	—	

Note(1) C_{FD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

$$I_{CC(\text{avg})} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}/2 (\text{per F/F})$$