



**MOTOROLA**

## Quad D-Type Flip-Flop With Common Clear and Common Clock

### ELECTRICALLY TESTED PER:

MIL-M-38510/30107

The 54LS175 is a high-speed Quad D Flip-Flop. The device is useful for general flip-flop requirements where clock and clear inputs are common. The information on the D inputs is stored during the LOW-to-HIGH clock transition. Both true and complemented outputs of each flip-flop are provided. A Master Reset input resets all flip-flops, independent of the Clock or D inputs when LOW.

The 'LS175 is fabricated with Schottky barrier diode process for high-speed and is completely compatible with all Motorola TTL families.

- Edge-Triggered D-Type Inputs
- Buffered Positive Edge-Triggered Clock
- Asynchronous Common Reset
- True and Complement Output
- Input Clamp Diodes Limit High-Speed Termination Effects

## Military 54LS175



### AVAILABLE AS:

- 1) JAN: JM38510/30107BXA
- 2) SMD: N/A
- 3) 883: 54LS175/BXAJC


### X = CASE OUTLINE AS FOLLOWS:

PACKAGE: CERDIP: E  
CERFLAT: F  
LCC: 2

THE LETTER "M" APPEARS  
BEFORE THE / ON LCC.

5

LOGIC DIAGRAM




Please note that this logic diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

PIN ASSIGNMENTS				
FUNCT.	DIL 620-09	FLATS 650-05	LCC 756A-02	BURN-IN (COND. A)
MR	1	1	2	GND
Q <sub>0</sub>	2	2	3	OPEN
Q-bar <sub>0</sub>	3	3	4	VCC
D <sub>0</sub>	4	4	5	VCC
D <sub>1</sub>	5	5	7	VCC
Q <sub>1</sub>	6	6	8	VCC
Q-bar <sub>1</sub>	7	7	9	OPEN
GND	8	8	10	GND
CK	9	9	12	VCC
Q <sub>2</sub>	10	10	13	OPEN
Q-bar <sub>2</sub>	11	11	14	VCC
D <sub>2</sub>	12	12	15	VCC
D <sub>3</sub>	13	13	17	VCC
Q <sub>3</sub>	14	14	18	VCC
Q-bar <sub>3</sub>	15	15	19	OPEN
VCC	16	16	20	VCC


BURN-IN CONDITIONS:  
V<sub>CC</sub> = 5.0 V MIN/6.0 V MAX

## 54LS175

**CONNECTION DIAGRAM**



**LOGIC SYMBOL**



### FUNCTIONAL DESCRIPTION

The 'LS175 consists of four edge-triggered D flip-flops with individual D inputs and Q and  $\bar{Q}$  outputs. The Clock and Master Reset are common. The four flip-flops will store the state of their individual D inputs on the LOW-to-HIGH Clock (CP) transition, causing individual Q and  $\bar{Q}$  outputs to follow.

A LOW input on the Master Reset ( $\overline{MR}$ ) will force all Q outputs LOW and  $\bar{Q}$  outputs HIGH independent of Clock or Data inputs. The 'LS175 is useful for general logic applications where a common Master Reset and Clock are acceptable.

TRUTH TABLE		
	Inputs	Outputs
	$@ t_n$	$@ t_{n+1}$
$\overline{MR}$	D	$Q_n \quad \bar{Q}_n$
H	L	L H
H	H	H L
L	X	L H

$t_n$  = Bit time before clock pulse


$t_{n+1}$  = Bit time after clock pulse

H = HIGH Voltage Level


L = LOW Voltage Level

X = Don't Care

## SYNCHRONOUS SWITCHING TEST CIRCUIT (LOW-LEVEL DATA)




## WAVEFORMS




## NOTES:

1. Clock input pulse has the following characteristics:  
 $V_{gen} = 3.0 \text{ V}$ ,  $t_r \leq 15 \text{ ns}$ ,  $t_f \leq 6.0 \text{ ns}$ ,  $t_p(\text{clock}) = 30 \text{ ns}$  and  
 $\text{PRR} \leq 1.0 \text{ MHz}$ .
2. D input has the following characteristics:  
 $V_{gen} = 3.0 \text{ V}$ ,  $t_r \leq 15 \text{ ns}$ ,  $t_f \leq 6.0 \text{ ns}$ ,  $t_{\text{setup}} = 20 \text{ ns}$ ,  $t_{\text{hold}} = 5.0 \text{ ns}$ ,  
 $t_p = 25 \text{ ns}$  and PRR is 50% of the clock PRR.
3. All diodes are 1N3064, or equivalent.
4.  $C_L = 50 \text{ pF} \pm 10\%$  (including jig and probe capacitance).
5.  $R_L = 2.0 \text{ k}\Omega \pm 5.0\%$ .
6.  $\bar{Q}$  output applies to device type 07 only.

## ASYNCHRONOUS SWITCHING TEST CIRCUIT




## WAVEFORMS




## NOTES:

1. Clear input dominates regardless of the state of the clock or D inputs.
2. All diodes are 1N3064 or equivalent.
3. Clear input pulse characteristics:  
 $V_{gen} = 3.0 \text{ V}$ ,  $t_f \leq 6.0 \text{ ns}$ ,  $t_r \leq 15 \text{ ns}$ ,  $t_p(\text{clear}) = 35 \text{ ns}$  and  $\text{PRR} \leq 1.0 \text{ MHz}$ .
4.  $C_L = 50 \text{ pF} \pm 10\%$  (including jig and probe capacitance).
5.  $R_L = 2.0 \Omega \pm 5.0\%$ .
6.  $\bar{Q}$  output applies to device type 07 only.
7. Clock input pulse characteristics:  $t_p(\text{clock}) \geq 25 \text{ ns}$   $V_{gen} = 3.0 \text{ V}$  and  $\text{PRR} \leq 1.0 \text{ MHz}$ .

## SYNCHRONOUS SWITCHING TEST CIRCUIT (HIGH-LEVEL DATA)



## WAVEFORMS



5

## NOTES:

1. Clock input pulse has the following characteristics:  
 $V_{gen} = 3.0 \text{ V}$ ,  $t_r \leq 15 \text{ ns}$ ,  $t_f \leq 6.0 \text{ ns}$ ,  $t_p(\text{clock}) = 30 \text{ ns}$  and  
 $\text{PRR} \leq 1.0 \text{ MHz}$ . When testing  $f_{MAX}$  PRR = (see table),  
 $t_p(\text{clock}) = 20 \text{ ns}$   $t_f = t_r = 6.0 \text{ ns}$ .
2. D input has the following characteristics:  
 $V_{gen} = 3.0 \text{ V}$ ,  $t_r \leq 15 \text{ ns}$ ,  $t_f \leq 6.0 \text{ ns}$ ,  $t_{\text{setup}} = 20 \text{ ns}$ ,  $t_{\text{hold}} = 5.0 \text{ ns}$ ,  
 $t_p = 25 \text{ ns}$  and PRR is 50% of the clock PRR. For  $f_{MAX}$ ,  
 $t_f = t_r \leq 6.0 \text{ ns}$ .
3. All diodes are 1N3064, or equivalent.
4.  $C_L = 50 \text{ pF} \pm 10\%$  (including jig and probe capacitance).
5.  $R_L = 2.0 \text{ k}\Omega \pm 5.0\%$ .
6.  $\bar{Q}$  output applies to device type 07 only.

## 54LS175

Symbol	Parameter	Limits						Unit	Test Condition (Unless Otherwise Specified)				
		+ 25°C		+125°C		- 55°C							
	Static Parameters	Subgroup 1		Subgroup 2		Subgroup 3							
		Min	Max	Min	Max	Min	Max						
		V <sub>OH</sub>	Logical "1" Output Voltage	2.5		2.5		2.5		V	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = - 0.4 mA, V <sub>IN</sub> = 2.0 V or 0.7 V per truth table.		
V <sub>OL</sub>	Logical "0" Output Voltage			0.4		0.4		0.4		V	V <sub>CC</sub> = 4.5 V, I <sub>OL</sub> = 4.0 mA, V <sub>IN</sub> = 2.0 V or 0.7 V per truth table.		
V <sub>IC</sub>	Input Clamping Voltage			- 1.5						V	V <sub>CC</sub> = 4.5 V, I <sub>IN</sub> = - 18 mA, other inputs are open.		
I <sub>IH</sub>	Logical "1" Input Current			20		20		20		μA	V <sub>CC</sub> = 5.5 V, V <sub>IH</sub> = 2.7 V, other inputs are open.		
I <sub>HH</sub>	Logical "1" Input Current			100		100		100		μA	V <sub>CC</sub> = 5.5 V, V <sub>IHH</sub> = 5.5 V, other inputs are open.		
I <sub>IL</sub>	Logical "0" Input Current (D)	- 0.16	- 0.4	- 0.16	- 0.4	- 0.16	- 0.4			mA	V <sub>CC</sub> = 5.5 V, V <sub>IL</sub> = 0.4 V, other inputs are open.		
I <sub>L</sub>	Logical "0" Input Current	(MR)	- 0.105	- 0.38	- 0.105	- 0.38	- 0.105	- 0.38	mA	V <sub>CC</sub> = 4.5 V, other inputs are open.	MR = 0.4 V		
	(CK)	- 0.16	- 0.4	- 0.16	- 0.4	- 0.16	- 0.4	CK = 0.4 V					
I <sub>OS</sub>	Output Short Circuit Current	- 15	- 100	- 15	- 100	- 15	- 100			mA	V <sub>CC</sub> = 5.5 V, V <sub>IN(D)</sub> = 4.5 V, MR = 4.5 V, other data inputs are open.		
I <sub>CC</sub>	Power Supply Current			18		18		18		mA	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = 5.5 V, MR = 5.5 V. other inputs are open.		
V <sub>IH</sub>	Logical "1" Input Voltage	2.0		2.0		2.0				V	V <sub>CC</sub> = 4.5 V		
V <sub>IL</sub>	Logical "0" Input Voltage			0.7		0.7		0.7		V	V <sub>CC</sub> = 4.5 V		
	Functional Tests	Subgroup 7		Subgroup 8A		Subgroup 8B					per Truth Table with V <sub>CC</sub> = 4.5 V, V <sub>INL</sub> = 0.4 V, and V <sub>INH</sub> = 2.5 V.		

## 54LS175

Symbol	Parameter	Limits						Unit	Test Condition (Unless Otherwise Specified)		
		+ 25°C		+ 125°C		- 55°C					
		Subgroup 9		Subgroup 10		Subgroup 11					
		Min	Max	Min	Max	Min	Max				
t <sub>PHL1</sub> t <sub>PLH1</sub>	Propagation Delay /Data-Output Clear to Output	5.0 —	45 30	5.0 —	55 50	5.0 —	55 50	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 2.0 kΩ ± 5.0%. V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 15 pF, R <sub>L</sub> = 2.0 kΩ ± 5.0%.		
t <sub>PLH1</sub> t <sub>PLH1</sub>	Propagation Delay /Data-Output Clear to Output	5.0 —	32 30	5.0 —	51 46	5.0 —	51 46	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 2.0 kΩ ± 5.0%. V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 15 pF, R <sub>L</sub> = 2.0 kΩ ± 5.0%.		
t <sub>PHL2</sub> t <sub>PLH2</sub>	Propagation Delay /Data-Output Clock to Output	5.0 —	40 25	5.0 —	55 50	5.0 —	56 50	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 2.0 kΩ ± 5.0%. V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 15 pF, R <sub>L</sub> = 2.0 kΩ ± 5.0%.		
t <sub>PLH2</sub> t <sub>PLH2</sub>	Propagation Delay /Data-Output Clock to Output	5.0 —	35 25	5.0 —	46 41	5.0 —	46 41	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 2.0 kΩ ± 5.0%. V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 15 pF, R <sub>L</sub> = 2.0 kΩ ± 5.0%.		
f <sub>MAX</sub>	Maximum Clock Frequency	25		25		25		MHz	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 2.0 kΩ ± 5.0%.		

## NOTES:

1. Voltage measurements are to be made with respect to network ground terminal.
2. R<sub>L</sub> = 2.0 kΩ ± 5.0%.
3. f<sub>MAX</sub>, minimum limit specified is the frequency of the input pulse. The output frequency shall be 1/2 the input frequency.
4. Clock and Reset inputs need to be in the proper configuration for specified output conditions.
5. The limits specified for C<sub>L</sub> = 15 pF are guaranteed, but not tested.
6. Tests shall be performed in sequence, attributes data only.