

GD54/74HC175, GD54/74HCT175

QUAD D-TYPE FLIP-FLOPS WITH COMMON CLOCK & CLEAR


General Description

These devices are identical in pinout to the 54/74LS175. They contain four D-type flip-flops with common clock and clear inputs, and separate data inputs. Information at a data input is transferred to the Q and \bar{Q} outputs on the rising edge of the clock pulse. Both true and complementary outputs from each flip-flop are externally available. Clear is asynchronous and active-low. These devices are characterized for operation over wide temperature ranges to meet industry and military specifications.

Features

- Low Power consumption characteristic of CMOS devices
- Output drive capability: 10 LS TTL Loads Min.
- Operating speed superior to LS TTL
- Wide operating voltage range: for HC 2 to 6 volts for HCT 4.5 to 5.5 volts
- Low input current: 1 μ A Max.
- Low quiescent current: 80 μ A Max. (74HC)
- High noise immunity characteristic of CMOS
- Diode protection on all inputs

Pin Configuration



Suffix-Blank	Plastic Dual In Line Package
Suffix-J	Ceramic Dual In Line Package
Suffix-D	Small Outline Package

Function Table

OPERATING MODES	INPUTS		OUTPUTS		
	CLR	CLK	nD	nQ	n \bar{Q}
clear	L	X	X	L	H
load "1"	H	↑	h	H	L
load "0"	H	↑	i	L	H

H = HIGH voltage level

h = HIGH voltage level one set-up time prior to the LOW-to-HIGH CLK transition

L = LOW voltage level

i = LOW voltage level on set-up time prior to the LOW-to-HIGH CLK transition

↑ = LOW-to-HIGH CLK transition

X = don't care

Absolute Maximum Ratings

SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNIT
V_{CC}	DC Supply voltage		-0.5	+7	V
I_{IK}, I_{OK}	DC input or output diode current	for $V_i < -0.5$ or $V_o > V_{CC} + 0.5V$		$ 20 $	mA
I_O	DC output source or sink current	for $-0.5V < V_O < V_{CC} + 0.5V$		$ 25 $	mA
I_{CC}	DC V_{CC} or GND current			$ 50 $	mA
T_{STG}	Storage temperature range		-65	150	°C
P_D	Power dissipation per package	above $+70^\circ\text{C}$: degrade linearly with $8\text{mW}/\text{K}$		500	mW
T_L	Lead temperature	At distance $1/16 \pm 1/32$ in from case for 60 sec(CERAMIC) 10 sec(PLASTIC)		300 260	°C

Recommended Operating Conditions

CHARACTERISTIC	LIMITS		UNITS
	MIN	MAX	
Supply-Voltage Range V_{CC} : GD54/74HC Types GD54/74HCT Types	2 4.5	6 5.5	V
DC Input or Output Voltage V_i, V_o	0	V_{CC}	V
Operating Temperature T_A : GD74 Types GD54 Types	-40 -55	+85 +125	°C
Input Rise and Fall times t_r, t_f : GD54/74HC Types at 2V at 4.5V at 6V GD54/74HCT Types at 4.5 V		1000 500 400 500	ns

Logic Diagram




Fig. 1 Logic diagram

DC Electrical Characteristics for HC

SYMBOL	PARAMETER	TEST CONDITION	V _{CC} (V)	T _A =25°C			GD74HC175		GD54HC175		UNIT
				MIN.	TYP.	MAX	MIN.	MAX.	MIN.	MAX	
V _{IH}	HIGH level input Voltage			2.0 4.5 6.0	1.5 3.15 4.2			1.5 3.15 4.2		1.5 3.15 4.2	V
V _{IL}	LOW level input voltage			2.0 4.5 6.0			0.3 0.9 1.2		0.3 0.9 1.2	0.3 0.9 1.2	V
V _{OH}	HIGH level output voltage	V _{IN} =V _{IH} or V _{IL}	I _{OH} =-20μA	2.0 4.5 6.0	1.9 4.4 5.9	2.0 4.5 6.0		1.9 4.4 5.9		1.9 4.4 5.9	V
			I _{OH} =-4mA I _{OH} =-5.2mA	4.5 6.0	3.98 5.48	4.3 5.2		3.84 5.34		3.7 5.2	
V _{OL}	LOW level output voltage	V _{IN} =V _{IH} or V _{IL}	I _{OL} =20μA	2.0 4.5 6.0			0.1 0.1 0.1		0.1 0.1 0.1	0.1 0.1 0.1	V
			I _{OL} =4mA I _{OL} =5.2mA	4.5 6.0		0.17 0.15	0.26 0.26		0.33 0.33	0.4 0.4	
I _{IN}	Input leakage Current	V _{IN} =V _{CC} or GND		6.0			0.1		1.0		1.0 μA
I _{CC}	Quiescent Supply Current	V _{IN} =V _{CC} or GND I _{out} =0μA		6.0			8		80		160 μA

DC Electrical Characteristics for HCT

SYMBOL	PARAMETER	TEST CONDITION	V _{CC} (V)	T _A =25°C			GD74HCT175		GD54HCT175		UNIT
				MIN.	TYP.	MAX	MIN.	MAX.	MIN.	MAX	
V _{IH}	HIGH level input Voltage		4.5 to 5.5	2.0			2.0		2.0		V
V _{IL}	LOW level input voltage		4.5 to 5.5				0.8		0.8		0.8 V
V _{OH}	HIGH level output voltage	V _{IN} =V _{IH} or V _{IL}	I _{OH} =-20μA	4.5	4.4	4.5		4.4		4.4	V
			I _{OH} =-4mA	4.5	3.98	4.3		3.84		3.7	
V _{OL}	LOW level output voltage	V _{IN} =V _{IH} or V _{IL}	I _{OL} =20μA	4.5			0.1		0.1		V
			I _{OL} =4mA	4.5		0.17	0.26		0.33		
I _{IN}	Input leakage Current	V _{IN} =V _{CC} or GND	5.5				0.1		1.0		1.0 μA
I _{CC}	Quiescent Supply Current	V _{IN} =V _{CC} or GND I _{out} =0μA	5.5				8		80		160 μA

GD54/74HC175, GD54/74HCT175

Timing Requirements for HC: $t_r=t_f=6\text{ ns}$ $C_L=50\text{ pF}$

SYMBOL	PARAMETER	V_{CC} (V)	$T_A=25^\circ\text{C}$			GD74HC175		GD54HC175		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t_w	Pulse width $\overline{\text{CLR}}$ low	2.0	80	30		100		120		ns
		4.5	16	10		20		25		
	CLK high or low	6.0	14	8		18		22		ns
		2.0	80	30		100		120		
t_{su}	Setup time nD to CLK	4.5	15	10		18		22		ns
		6.0	14	8		16		18		
		2.0	60	30		80		100		
t_{rec}	Recovery time $\overline{\text{CLR}}$ to CLK	4.5	5	0		5		5		ns
		6.0	5	0		5		5		
		2.0	5	0		5		5		
t_h	Hold time CLK to nD	4.5	3	0		3		3		ns
		6.0	3	0		3		3		
		2.0	3	0		3		3		

AC Characteristics for HC: $t_r=t_f=6\text{ ns}$ $C_L=50\text{ pF}$

SYMBOL	PARAMETER	V_{CC} (V)	$T_A=25^\circ\text{C}$			GD74HC175		GD54HC 175		UNIT
			MIN.	TYP	MAX	MIN	MAX.	MIN.	MAX	
f_{max}	Maximum Clock Pulse Frequency	2.0	6	20		5		4		Mhz
		4.5	30	65		25		20		
		6.0	35	75		30		25		
$t_{PLH'}$ t_{PHL}	Propagation Delay Time CLK to nQ, $n\overline{Q}$	2.0		50	160		200		240	ns
		4.5		17	30		40		50	
		6.0		16	28		35		45	
$t_{PLH'}$ t_{PHL}	Propagation Delay Time $\overline{\text{CLR}}$ to nQ, $n\overline{Q}$	2.0		46	160		200		240	ns
		4.5		16	30		40		50	
		6.0		15	28		35		45	
$t_{TLH'}$ t_{THL}	Output Transition Time	2.0		25	7		85		100	ns
		4.5		8	15		18		22	
		6.0		7	13		16		19	

GD54/74HC175, GD54/74HCT175

Timing Requirements for HCT: $t_r=t_f=6\text{ns}$ $C_L=50\text{ pF}$

SYMBOL	PARAMETER	V_{CC} (V)	$T_A=25^\circ\text{C}$			GD74HCT175		GD54HCT175		UNIT
			MIN.	TYP.	MAX.	MIN.	MAX.	MIN.	MAX.	
t_w	Pulse width	\overline{CLR} low	4.5	18	10		20		25	
		CLK high or low	4.5	16	10		20		25	
t_{su}	Setup time	nD to CLK	4.5	15	10		18		22	
t_{rec}	Recovery time	\overline{CLR} to CLK	4.5	5	0		5		5	
t_h	Hold time	CLK to nD	4.5	3	0		3		3	

AC Characteristics for HCT: $t_r=t_f=6\text{ns}$ $C_L=50\text{ pF}$

SYMBOL	PARAMETER	V_{CC} (V)	$T_A=25^\circ\text{C}$			GD74HCT175		GD54HCT175		UNIT
			MIN.	TYP.	MAX.	MIN.	MAX.	MIN.	MAX.	
f_{max}	Maximum Clock Pulse Frequency	4.5	27	54		22		18		MHz
t_{PLH}/t_{PHL}	Propagation Delay Time CLK to nQ , $n\overline{Q}$	4.5		18	31		42		54	ns
t_{PLH}/t_{PHL}	Propagation Delay Time \overline{CLR} to nQ , $n\overline{Q}$	4.5		17	30		40		50	ns
t_{TLH}/t_{THL}	Output Transition Time	4.5		8	15		18		22	ns

AC Waveforms




Fig. 2 Waveforms showing the clock (CLK) to outputs (nQ , $n\bar{Q}$) propagation delays, the clock pulse width, output transition times and the maximum clock pulse frequency.




Fig. 3 Waveforms showing the data set-up and hold times for the data input (nD).




Fig. 4 Waveforms showing the master clear (CLR) pulse width, the master clear to outputs (nQ , $n\bar{Q}$) propagation delays and the master clear to clock (CLK) recovery time.

Note to Fig. 3

The shaded areas indicate when the input is permitted to change for predictable output performance.

Note to AC waveforms

- (1) HC $V_M = 50\%$, $V_i = \text{GND to } V_{CC}$
- HCT $V_M = 1.3V$, $V_i = \text{GND to } 3V$