#### SN74ALVC16600 18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

JANUARY 1993

**Member of the Texas Instruments DGG OR DL PACKAGE** (TOP VIEW) Widebus™ Family **UBT™** (Universal Bus Transceiver) 56 CLKENAB OEAB [ Combines D-Type Latches and D-Type LEAB ∏2 55 T CLKAB Flip-Flops for Operation in Transparent. A1 [] 3 54 B1 Latched, Clocked, or Clock-Enabled Mode GND 1 4 53 GND EPIC™ (Enhanced-Performance Implanted 52 B2 A2 🛮 5 **CMOS) Submicron Process** A3 **∏** 6 51 B3 **Designed to Facilitate Incident Wave** V<sub>CC</sub> **∏** 7 50 VCC Switching for Line Impedances of 50  $\Omega$  or A4 🛮 8 49 B4 A5 **∏** 9 48 B5 Typical V<sub>OLP</sub> (Output Ground Bounce) A6 🛮 10 47 B6  $< 0.8 \text{ V at V}_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$ GND [ 46 GND 11 Typical V<sub>OHV</sub> (Output V<sub>OH</sub> Undershoot) A7 [ 12 45 B7  $> 2 \text{ V at V}_{CC} = 3.3 \text{ V}, T_{\Delta} = 25^{\circ}\text{C}$ A8 ∏ 13 44 N B8 A9 **1** 14 43 N B9 **ESD Protection Exceeds 2000 V Per** A10 15 MIL-STD-883C, Method 3015; Exceeds 42 B10 A11 **1** 16 41 N B11 200 V Using Machine Model (C = 200 pF. 40 B12  $\mathbf{R} = \mathbf{0}$ GND [ 18 39 T GND Latch-Up Performance Exceeds 250 mA A13 **∏** 19 38 TB13 Per JEDEC Standard JESD-17 A14 20 37 B14 Package Options Include Plastic 300-mil A15 **∏** 21 36**∏** B15 **Shrink Small-Outline and Thin Shrink** V<sub>CC</sub> [] 22 35 V<sub>CC</sub> **Small-Outline Packages** A16 23 34 B16 A17 ∏ 24 33 B17 description GND | 25 32 | GND A18 26 31 N B18

This 18-bit universal bus transceiver is designed for 2.7-V to 3.6-V  $V_{CC}$  operation.

The SN74ALVC16600 combines D-type latches and D-type flip-flops to allow data flow in transparent, latched, and clocked modes.

Data flow in each direction is controlled by output-enable (OEAB and OEBA), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. The clock can be controlled by the clock-enable (CLKENAB and CLKENBA) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if CLKAB is held at a high or low logic level. If LEAB is low, the A-bus data is stored in the latch/flip-flop on the high-to-low transition of CLKAB. Output enable OEAB is active low. When OEAB is low, the outputs are active. When OEAB is high, the outputs are in the high-impedance state.

OEBA I 27

LEBA [ 28

Data flow for B to A is similar to that of A to B but uses OEBA, LEBA, CLKBA, and CLKENBA.

The SN74ALVC16600 is packaged in TI's shrink small-outline package (DL), which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN74ALVC16600 is characterized for operation from -40°C to 85°C.

EPIC, UBT, and Widebus are trademarks of Texas Instruments Incorporated.



30 CLKBA

CLKENBA

# SN74ALVC16600 18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS JANUARY 1993

#### **FUNCTION TABLE<sup>†</sup>**


INPUTS				OUTPUT	
CLKENAB	OEAB	LEAB	CLKAB	Α	В
Х	Н	Х	Х	Х	Z
Х	L	Н	X	L	L
Х	L	Н	X	Н	н
Н	L	L	X	X	B₀‡
н	L	L	Х	Х	В <sub>0</sub> ‡ В <sub>0</sub> ‡
L	L	L	$\downarrow$	L	L
L	L	L	$\downarrow$	Н	н
L	L	L	Н	Х	B₀‡
L	L	L	L	X	B <sub>o</sub> ‡ B <sub>o</sub> §

<sup>&</sup>lt;sup>†</sup> A-to-B data flow is shown: B-to-A flow is similar but uses <del>OEBA</del>, LEBA, CLKBA, and CLKENBA.

<sup>&</sup>lt;sup>‡</sup> Output level before the indicated steady-state input conditions were established.

<sup>§</sup> Output level before the indicated steady-state input conditions were established, provided that CLKAB was low before LEAB went low.

#### logic diagram (positive logic)



To 17 Other Channels

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	
Input voltage range, V <sub>I</sub> (except I/O ports) (see Note 1)	
Input voltage range, V <sub>I</sub> (I/O ports) (see Notes 1 and 2)	
Output voltage range, V <sub>O</sub> (see Notes 1 and 2)	0.5 V to V <sub>CC</sub> + 0.5 V
Input clamp current, $I_{ K }(V_1 < 0)$	–50 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CC</sub> )	±50 mA
Continuous output current, I <sub>O</sub> (V <sub>O</sub> = 0 to V <sub>CC</sub> )	±50 mA
Continuous current through V <sub>CC</sub> or GND pins	±100 mA
Maximum power dissipation at T <sub>A</sub> = 55°C (in still air): DGG package	0.7 W
DL package	1 W
Storage temperature range	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. This value is limited to 4.6 V maximum.



#### SN74ALVC16600 18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

JANUARY 1993

#### recommended operating conditions (see Note 3)

		MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage	2.7	3.6	٧
VIH	High-level input voltage V <sub>CC</sub> = 2.7 V to 3.6 V	2		٧
V <sub>IL</sub>	Low-level input voltage $V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8	V
VI	Input voltage	0	Vcc	٧
v <sub>o</sub>	Output voltage	0	Vcc	٧
Іон	V <sub>CC</sub> = 2.7 V		-12	mA
	High-level output current V <sub>CC</sub> = 3 V		-24†	, IIIA
loL	V <sub>CC</sub> = 2.7 V		12	mA
	Low-level output current V <sub>CC</sub> = 3 V		24†	""
Δt/Δν	Input transition rise or fall rate			ns/V
T <sub>A</sub>	Operating free-air temperature	-40	85	°C

NOTE 3: Unused or floating pins (input or I/O) must be held high or low.

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PA	RAMETER	TEST CONDITIONS	V <sub>cc</sub> ‡	MIN	TYP	MAX	UNIT	
V <sub>IK</sub>		$I_1 = -18 \text{ mA}$	2.7 V			-1.2	٧	
V <sub>OH</sub>		I <sub>OH</sub> = -100 μA	MIN to MAX	V <sub>CC</sub> -0.2				
	. '	40 4	2.7 V	2.2			<sub>v</sub>	
	$I_{OH} = -12 \text{ mA}$	3 V	2.4			<b>'</b>		
	I <sub>OH</sub> = -24 mA	3 V	2					
V <sub>OL</sub>		$I_{OL} = 100 \mu A$	MIN to MAX			0.2		
	I <sub>OL</sub> = 12 mA	2.7 V			0.4	\   V		
		I <sub>OL</sub> = 24 mA	3 V					0.55
lı		V <sub>I</sub> = V <sub>CC</sub> or GND	3.6 V			±5	μΑ	
l <sub>OZ</sub> §		V <sub>O</sub> = V <sub>CC</sub> or GND	3.6 V			±10	μΑ	
1 <sub>CC</sub>		$V_I = V_{CC}$ or GND, $I_O = 0$	3.6 V			20	μΑ	
Δl <sub>CC</sub>		$V_{CC} = 3$ V to 3.6 V, One input at $V_{CC} = 0.6$ V, Other inputs at $V_{CC}$ or GND				500	μА	
Ci	Control inputs	V <sub>I</sub> = V <sub>CC</sub> or GND	3.3 V		TBD		pF	
C <sub>io</sub>	A or B ports	$V_O = V_{CC}$ or GND	3.3 V		TBD		pF	

<sup>‡</sup> For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

<sup>&</sup>lt;sup>†</sup> Current duty cycle ≤ 50%, f ≥ 1 kHz

 $<sup>\</sup>$  For I/O ports, the parameter IOZ includes the input leakage current.