## SN74LVC574 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

SCAS301 - JANUARY 1993 - REVISED MARCH 1994

- EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process
- Typical V<sub>OLP</sub> (Output Ground Bounce)
   0.8 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- Typical V<sub>OHV</sub> (Output V<sub>OH</sub> Undershoot)
   2 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- Package Options include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages

Œ[	1	U <sub>20</sub>	] v <sub>cc</sub>
1D [	2	19	] 1Q
2D [	3	18	2Q
3D [	4	17	3Q
4D [	5	16	4Q
5D [	6	15	5Q
6D [	7	14	6Q
7D [	8	13	7Q
8D [	9	12	8Q
GND [	10	11	CLK

DB. DW. OR PW PACKAGE

(TOP VIEW)

#### description

This octal edge-triggered D-type flip-flop is designed for 2.7-V to 3.6-V Vcc operation.

The SN74LVC574 features 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. It is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

On the positive transition of the clock (CLK) input, the Q outputs are set to the logic levels that were set up at the data (D) inputs.

A buffered output-enable ( $\overline{OE}$ ) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

The output-enable  $(\overline{OE})$  input does not affect the internal operations of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN74LVC574 is characterized for operation from -40°C to 85°C.

### FUNCTION TABLE (each flip-flop)

INPUTS		OUTPUT	
ŌĒ	CLK	D	Q
L	1	Н	Н
L	1	L	L
L	L	X	Q <sub>0</sub>
н	X	Х	Z


EPIC is a trademark of Texas Instruments Incorporated.




# SN74LVC574 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

SCAS301 - JANUARY 1993 - REVISED MARCH 1994

#### logic symbolt



#### logic diagram (positive logic)



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V <sub>CC</sub>	0.5 V to 4.6 V
Input voltage range, V <sub>1</sub>	0.5 V to 4.6 V
Output voltage range, VO (see Note 1)	0.5 V to V <sub>CC</sub> + 0.5 V
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	50 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ )	±50 mA
Continuous output current, IO (VO = 0 to VOC)	
Continuous current through V <sub>CC</sub> or GND	
Maximum power dissipation at $T_A = 55$ °C (in still air): DB package	0.6 W
	1.6 W
· · · · · · · · · · · · · · · · · · ·	0.7 W
Storage temperature range	

<sup>‡</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: This value is limited to 4.6 V maximum.

#### recommended operating conditions (see Note 2)

			MIN	MAX	UNIT
VCC	Supply voltage		2.7	3.6	٧
٧ <sub>IH</sub>	High-level input voltage	V <sub>CC</sub> = 2.7 V to 3.6 V	2		٧
VIL	Low-level input voltage	V <sub>CC</sub> = 2.7 V to 3.6 V	II	0.8	V
VI	Input voltage		0	Vcç	٧
۷o	Output voltage		0	VCC	٧
ЮН	High-level output current	V <sub>CC</sub> = 2.7 V		-12	mA
		V <sub>CC</sub> = 3 V		-24	I IIIA
loL	Low-level output current	V <sub>CC</sub> = 2.7 V		12	4
		V <sub>CC</sub> = 3 V		24	mA
Δt/Δν	Input transition rise or fall rate		0	10	ns/V
TA	Operating free-air temperature		-40	85	°C

NOTE 2: Unused or floating inputs must be held high or low.



#### SN74LVC574 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

SCAS301 - JANUARY 1993 - REVISED MARCH 1994

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

242445752	TEST CONDITIONS	T •	TA = -40°C to 85°	CUNIT
PARAMETER	TEST CONDITIONS	v <sub>cc</sub> †	MIN MAX	וואט
	I <sub>OH</sub> = -100 μA	MIN to MAX	V <sub>CC</sub> -0.2	
	10 40 4	2.7 V	2.2	$\Box$ $\lor$
VOH	IOH = - 12 mA	3 V	2.4	
	I <sub>OH</sub> = - 24 mA	3 V	2	
	I <sub>OL</sub> = 100 μA	MIN to MAX	0.2	
VOL	I <sub>OL</sub> # 12 mA	2.7 V	0.4	V
	I <sub>OL</sub> = 24 mA	3 V	0.55	
Ц	V <sub>I</sub> = V <sub>CC</sub> or GND	3.6 V	±5	μА
loz	VO = VCC or GND	3.6 V	±10	μА
lcc	$V_I = V_{CC}$ or GND, $I_O = 0$	3.6 V	20	μА
ΔICC	$V_{CC}$ = 3 V to 3.6 V, One input at $V_{CC}$ = 0.6 V, Other inputs at $V_{CC}$ or GND		500	μА
Ci	V <sub>I</sub> = V <sub>CC</sub> or GND	3.3 V		pF
Co	VO = VCC or GND	3.3 V		pF

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

